Samantha Moon
Examiner (ID: 8922)
Most Active Art Unit | 3746 |
Art Unit(s) | 3746 |
Total Applications | 6 |
Issued Applications | 6 |
Pending Applications | 0 |
Abandoned Applications | 0 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 11445151
[patent_doc_number] => 20170046172
[patent_country] => US
[patent_kind] => A9
[patent_issue_date] => 2017-02-16
[patent_title] => 'METHOD AND APPARATUS TO SUPPORT SEPARATE OPERATING SYSTEMS IN PARTITIONS OF A PROCESSING SYSTEM'
[patent_app_type] => utility
[patent_app_number] => 13/939481
[patent_app_country] => US
[patent_app_date] => 2013-07-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 7351
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13939481
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/939481 | Method and apparatus to support separate operating systems in partitions of a processing system | Jul 10, 2013 | Issued |
Array
(
[id] => 11445151
[patent_doc_number] => 20170046172
[patent_country] => US
[patent_kind] => A9
[patent_issue_date] => 2017-02-16
[patent_title] => 'METHOD AND APPARATUS TO SUPPORT SEPARATE OPERATING SYSTEMS IN PARTITIONS OF A PROCESSING SYSTEM'
[patent_app_type] => utility
[patent_app_number] => 13/939481
[patent_app_country] => US
[patent_app_date] => 2013-07-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 7351
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13939481
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/939481 | Method and apparatus to support separate operating systems in partitions of a processing system | Jul 10, 2013 | Issued |
Array
(
[id] => 9123836
[patent_doc_number] => 20130290758
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-10-31
[patent_title] => 'SLEEP MODE LATENCY SCALING AND DYNAMIC RUN TIME ADJUSTMENT'
[patent_app_type] => utility
[patent_app_number] => 13/928890
[patent_app_country] => US
[patent_app_date] => 2013-06-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 25
[patent_figures_cnt] => 25
[patent_no_of_words] => 26281
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13928890
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/928890 | SLEEP MODE LATENCY SCALING AND DYNAMIC RUN TIME ADJUSTMENT | Jun 26, 2013 | Abandoned |
Array
(
[id] => 10150522
[patent_doc_number] => 09182810
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-11-10
[patent_title] => 'Domain specific language, compiler and JIT for dynamic power management'
[patent_app_type] => utility
[patent_app_number] => 13/894914
[patent_app_country] => US
[patent_app_date] => 2013-05-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 9
[patent_no_of_words] => 10375
[patent_no_of_claims] => 44
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 219
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13894914
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/894914 | Domain specific language, compiler and JIT for dynamic power management | May 14, 2013 | Issued |
Array
(
[id] => 9163449
[patent_doc_number] => 20130311725
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-11-21
[patent_title] => 'DATA PROCESSING APPARATUS AND METHOD FOR TRANSFERRING WORKLOAD BETWEEN SOURCE AND DESTINATION PROCESSING CIRCUITRY'
[patent_app_type] => utility
[patent_app_number] => 13/873597
[patent_app_country] => US
[patent_app_date] => 2013-04-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 15529
[patent_no_of_claims] => 32
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13873597
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/873597 | Data processing apparatus and method for transferring workload between source and destination processing circuitry | Apr 29, 2013 | Issued |
Array
(
[id] => 9017283
[patent_doc_number] => 20130232247
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-09-05
[patent_title] => 'SYSTEMS AND METHODS FOR TUNING AN OPERATING SYSTEM, APPLICATION, OR NETWORK COMPONENT'
[patent_app_type] => utility
[patent_app_number] => 13/863111
[patent_app_country] => US
[patent_app_date] => 2013-04-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 8279
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13863111
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/863111 | SYSTEMS AND METHODS FOR TUNING AN OPERATING SYSTEM, APPLICATION, OR NETWORK COMPONENT | Apr 14, 2013 | Abandoned |
Array
(
[id] => 9954397
[patent_doc_number] => 09003210
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-04-07
[patent_title] => 'Dynamic voltage transitions'
[patent_app_type] => utility
[patent_app_number] => 13/842128
[patent_app_country] => US
[patent_app_date] => 2013-03-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 3063
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 153
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13842128
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/842128 | Dynamic voltage transitions | Mar 14, 2013 | Issued |
Array
(
[id] => 9688224
[patent_doc_number] => 20140244989
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-08-28
[patent_title] => 'PEER-TO-PEER NETWORK BOOTING'
[patent_app_type] => utility
[patent_app_number] => 13/777873
[patent_app_country] => US
[patent_app_date] => 2013-02-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 4788
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13777873
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/777873 | Peer-to-peer network booting | Feb 25, 2013 | Issued |
Array
(
[id] => 9688293
[patent_doc_number] => 20140245058
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-08-28
[patent_title] => 'MULTI-PROCESSOR SYSTEM AND METHOD FOR INTERNAL TIME SYNCHRONIZATION AND EVENT SCHEDULING OF MULTIPLE PROCESSORS'
[patent_app_type] => utility
[patent_app_number] => 13/777821
[patent_app_country] => US
[patent_app_date] => 2013-02-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 2987
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13777821
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/777821 | Multi-processor system and method for internal time synchronization and event scheduling of multiple processors | Feb 25, 2013 | Issued |
Array
(
[id] => 9520493
[patent_doc_number] => 20140156986
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-06-05
[patent_title] => 'MOTHERBOARD IN A SERVER'
[patent_app_type] => utility
[patent_app_number] => 13/775551
[patent_app_country] => US
[patent_app_date] => 2013-02-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 3702
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13775551
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/775551 | Motherboard in a server | Feb 24, 2013 | Issued |
Array
(
[id] => 9658745
[patent_doc_number] => 20140229751
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-08-14
[patent_title] => 'NETWORK INTERFACE WITH LOW POWER DATA TRANSFER AND METHODS FOR USE THEREWITH'
[patent_app_type] => utility
[patent_app_number] => 13/776073
[patent_app_country] => US
[patent_app_date] => 2013-02-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 4720
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13776073
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/776073 | Network interface with low power data transfer and methods for use therewith | Feb 24, 2013 | Issued |
Array
(
[id] => 10630233
[patent_doc_number] => 09348382
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-05-24
[patent_title] => 'Method and apparatus for providing power to an electronic device'
[patent_app_type] => utility
[patent_app_number] => 13/775039
[patent_app_country] => US
[patent_app_date] => 2013-02-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 5
[patent_no_of_words] => 3545
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 179
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13775039
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/775039 | Method and apparatus for providing power to an electronic device | Feb 21, 2013 | Issued |
Array
(
[id] => 9006201
[patent_doc_number] => 20130227326
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-08-29
[patent_title] => 'APPARATUS AND METHOD FOR CONTROLLING POWER OF ELECTRONIC DEVICE HAVING MULTI-CORE'
[patent_app_type] => utility
[patent_app_number] => 13/774256
[patent_app_country] => US
[patent_app_date] => 2013-02-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 7238
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13774256
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/774256 | Apparatus and method for controlling power of electronic device having multi-core | Feb 21, 2013 | Issued |
Array
(
[id] => 9006571
[patent_doc_number] => 20130227696
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-08-29
[patent_title] => 'Automated Security Management'
[patent_app_type] => utility
[patent_app_number] => 13/764103
[patent_app_country] => US
[patent_app_date] => 2013-02-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 4893
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13764103
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/764103 | Automated Security Management | Feb 10, 2013 | Abandoned |
Array
(
[id] => 10157468
[patent_doc_number] => 09189246
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-11-17
[patent_title] => 'Method and apparatus to support separate operating systems in partitions of a processing system'
[patent_app_type] => utility
[patent_app_number] => 13/761413
[patent_app_country] => US
[patent_app_date] => 2013-02-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 7436
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 170
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13761413
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/761413 | Method and apparatus to support separate operating systems in partitions of a processing system | Feb 6, 2013 | Issued |
Array
(
[id] => 9437402
[patent_doc_number] => 20140115309
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-04-24
[patent_title] => 'VALIDATION OF STORAGE ARRAYS BASED ON INFORMATION STORED IN GLOBAL METADATA'
[patent_app_type] => utility
[patent_app_number] => 13/655067
[patent_app_country] => US
[patent_app_date] => 2012-10-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 5553
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13655067
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/655067 | Validation of storage arrays based on information stored in global metadata | Oct 17, 2012 | Issued |
Array
(
[id] => 8965527
[patent_doc_number] => 20130205129
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-08-08
[patent_title] => 'BASEBOARD MANAGEMENT CONTROLLER SYSTEM'
[patent_app_type] => utility
[patent_app_number] => 13/654581
[patent_app_country] => US
[patent_app_date] => 2012-10-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 1901
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13654581
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/654581 | BASEBOARD MANAGEMENT CONTROLLER SYSTEM | Oct 17, 2012 | Abandoned |
Array
(
[id] => 9424127
[patent_doc_number] => 20140108778
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-04-17
[patent_title] => 'Method for Reducing Execution Jitter in Multi-Core Processors Within an Information Handling System'
[patent_app_type] => utility
[patent_app_number] => 13/652512
[patent_app_country] => US
[patent_app_date] => 2012-10-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 5608
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13652512
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/652512 | Method for reducing execution jitter in multi-core processors within an information handling system | Oct 15, 2012 | Issued |
Array
(
[id] => 10210691
[patent_doc_number] => 20150095683
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-04-02
[patent_title] => 'DEVICE CAPABLE OF PRESENTING STARTUP UI, METHOD OF PRESENTING THE SAME, AND NON-TRANSITORY COMPUTER READABLE MEDIUM STORING PRESENTATION PROGRAM'
[patent_app_type] => utility
[patent_app_number] => 14/381225
[patent_app_country] => US
[patent_app_date] => 2012-10-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 6005
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14381225
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/381225 | Device capable of presenting startup UI, method of presenting the same, and non-transitory computer readable medium storing presentation program | Oct 15, 2012 | Issued |
Array
(
[id] => 9826050
[patent_doc_number] => 08935546
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-01-13
[patent_title] => 'Dynamic voltage transitions'
[patent_app_type] => utility
[patent_app_number] => 13/652307
[patent_app_country] => US
[patent_app_date] => 2012-10-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 3023
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 148
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13652307
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/652307 | Dynamic voltage transitions | Oct 14, 2012 | Issued |