Samuel J. Walk

Array ( [id] => 1326864 [patent_doc_number] => 06609187 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-08-19 [patent_title] => 'Method and apparatus for supporting resizing of file system partitions' [patent_app_type] => B1 [patent_app_number] => 09/350272 [patent_app_country] => US [patent_app_date] => 1999-07-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 3193 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 129 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/609/06609187.pdf [firstpage_image] =>[orig_patent_app_number] => 09350272 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1485029 [patent_doc_number] => 06453401 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-09-17 [patent_title] => 'Memory controller with timing constraint tracking and checking unit and corresponding method' [patent_app_type] => B1 [patent_app_number] => 09/346682 [patent_app_country] => US [patent_app_date] => 1999-07-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 10 [patent_no_of_words] => 8287 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 109 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/453/06453401.pdf [firstpage_image] =>[orig_patent_app_number] => 09346682 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1415853 [patent_doc_number] => 06549996 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-04-15 [patent_title] => 'Scalable multiple address space server' [patent_app_type] => B1 [patent_app_number] => 09/347439 [patent_app_country] => US [patent_app_date] => 1999-07-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 3765 [patent_no_of_claims] => 42 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 51 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/549/06549996.pdf [firstpage_image] =>[orig_patent_app_number] => 09347439 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1324041 [patent_doc_number] => 06611901 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-08-26 [patent_title] => 'Method, system, and program for maintaining electronic data as of a point-in-time' [patent_app_type] => B1 [patent_app_number] => 09/347344 [patent_app_country] => US [patent_app_date] => 1999-07-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 8821 [patent_no_of_claims] => 44 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 128 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/611/06611901.pdf [firstpage_image] =>[orig_patent_app_number] => 09347344 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 705122 [patent_doc_number] => 07069406 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-06-27 [patent_title] => 'Double data rate synchronous SRAM with 100% bus utilization' [patent_app_type] => utility [patent_app_number] => 09/347106 [patent_app_country] => US [patent_app_date] => 1999-07-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 6656 [patent_no_of_claims] => 52 [patent_no_of_ind_claims] => 13 [patent_words_short_claim] => 22 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/069/07069406.pdf [firstpage_image] =>[orig_patent_app_number] => 09347106 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1314267 [patent_doc_number] => 06622199 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-09-16 [patent_title] => 'Method for minimizing data relocation overhead in flash based file systems' [patent_app_type] => B1 [patent_app_number] => 09/347244 [patent_app_country] => US [patent_app_date] => 1999-07-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 5639 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 115 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/622/06622199.pdf [firstpage_image] =>[orig_patent_app_number] => 09347244 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1432378 [patent_doc_number] => 06505270 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-01-07 [patent_title] => 'Content addressable memory having longest prefix matching function' [patent_app_type] => B1 [patent_app_number] => 09/347489 [patent_app_country] => US [patent_app_date] => 1999-07-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 18 [patent_no_of_words] => 10315 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 80 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/505/06505270.pdf [firstpage_image] =>[orig_patent_app_number] => 09347489 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1395705 [patent_doc_number] => 06567908 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-05-20 [patent_title] => 'Method of and apparatus for processing information, and providing medium' [patent_app_type] => B1 [patent_app_number] => 09/346673 [patent_app_country] => US [patent_app_date] => 1999-07-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 7 [patent_no_of_words] => 6230 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 9 [patent_words_short_claim] => 158 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/567/06567908.pdf [firstpage_image] =>[orig_patent_app_number] => 09346673 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1415829 [patent_doc_number] => 06549994 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-04-15 [patent_title] => 'Semiconductor memory device capable of performing a write operation 1 or 2 cycles after receiving a write command without a dead cycle' [patent_app_type] => B1 [patent_app_number] => 09/346286 [patent_app_country] => US [patent_app_date] => 1999-07-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 7242 [patent_no_of_claims] => 31 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 299 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/549/06549994.pdf [firstpage_image] =>[orig_patent_app_number] => 09346286 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1602264 [patent_doc_number] => 06493807 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-12-10 [patent_title] => 'Updating flash blocks' [patent_app_type] => B1 [patent_app_number] => 09/346240 [patent_app_country] => US [patent_app_date] => 1999-07-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 7 [patent_no_of_words] => 1564 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 99 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/493/06493807.pdf [firstpage_image] =>[orig_patent_app_number] => 09346240 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 962209 [patent_doc_number] => 06952762 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2005-10-04 [patent_title] => 'Data storage device with overlapped buffering scheme' [patent_app_type] => utility [patent_app_number] => 09/486908 [patent_app_country] => US [patent_app_date] => 1999-07-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 2685 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 122 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/952/06952762.pdf [firstpage_image] =>[orig_patent_app_number] => 09486908 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1258344 [patent_doc_number] => 06671769 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-12-30 [patent_title] => 'Flash memory with fast boot block access' [patent_app_type] => B1 [patent_app_number] => 09/345888 [patent_app_country] => US [patent_app_date] => 1999-07-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 6 [patent_no_of_words] => 2558 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 67 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/671/06671769.pdf [firstpage_image] =>[orig_patent_app_number] => 09345888 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1186365 [patent_doc_number] => 06742096 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-05-25 [patent_title] => 'Fast startup procedure for multimode data players and/or recorders' [patent_app_type] => B1 [patent_app_number] => 09/346229 [patent_app_country] => US [patent_app_date] => 1999-07-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 4 [patent_no_of_words] => 2119 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 180 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/742/06742096.pdf [firstpage_image] =>[orig_patent_app_number] => 09346229 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6775538 [patent_doc_number] => 20030018876 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-01-23 [patent_title] => 'VIRTUAL MEMORY MAPPING USING REGION-BASED PAGE TABLES' [patent_app_type] => new [patent_app_number] => 09/344267 [patent_app_country] => US [patent_app_date] => 1999-06-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 3235 [patent_no_of_claims] => 39 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 58 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0018/20030018876.pdf [firstpage_image] =>[orig_patent_app_number] => 09344267 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1471938 [patent_doc_number] => 06460118 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-10-01 [patent_title] => 'Set-associative cache memory having incremental access latencies among sets' [patent_app_type] => B1 [patent_app_number] => 09/339410 [patent_app_country] => US [patent_app_date] => 1999-06-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 2352 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 80 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/460/06460118.pdf [firstpage_image] =>[orig_patent_app_number] => 09339410 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1365288 [patent_doc_number] => 06581139 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-06-17 [patent_title] => 'Set-associative cache memory having asymmetric latency among sets' [patent_app_type] => B1 [patent_app_number] => 09/339411 [patent_app_country] => US [patent_app_date] => 1999-06-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 2331 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 79 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/581/06581139.pdf [firstpage_image] =>[orig_patent_app_number] => 09339411 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1471934 [patent_doc_number] => 06460117 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-10-01 [patent_title] => 'Set-associative cache memory having a mechanism for migrating a most recently used set' [patent_app_type] => B1 [patent_app_number] => 09/339409 [patent_app_country] => US [patent_app_date] => 1999-06-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 2645 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 89 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/460/06460117.pdf [firstpage_image] =>[orig_patent_app_number] => 09339409 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1421248 [patent_doc_number] => 06542975 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-04-01 [patent_title] => 'Method and system for backing up data over a plurality of volumes' [patent_app_type] => B1 [patent_app_number] => 09/329516 [patent_app_country] => US [patent_app_date] => 1999-06-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 6614 [patent_no_of_claims] => 34 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 203 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/542/06542975.pdf [firstpage_image] =>[orig_patent_app_number] => 09329516 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1540569 [patent_doc_number] => 06490663 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-12-03 [patent_title] => 'Electronic control apparatus having rewritable nonvolatile memory' [patent_app_type] => B1 [patent_app_number] => 09/329239 [patent_app_country] => US [patent_app_date] => 1999-06-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 6 [patent_no_of_words] => 3903 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 95 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/490/06490663.pdf [firstpage_image] =>[orig_patent_app_number] => 09329239 [rel_patent_id] =>[rel_patent_doc_number] =>)