Samuel M. Heinrich

Array ( [id] => 3034319 [patent_doc_number] => 05343065 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-08-30 [patent_title] => 'Method of controlling surge protection device hold current' [patent_app_type] => 1 [patent_app_number] => 7/961360 [patent_app_country] => US [patent_app_date] => 1992-10-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 4 [patent_no_of_words] => 5180 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 105 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/343/05343065.pdf [firstpage_image] =>[orig_patent_app_number] => 961360 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3100487 [patent_doc_number] => 05298790 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-03-29 [patent_title] => 'Reactive ion etching buffer mask' [patent_app_type] => 1 [patent_app_number] => 7/958462 [patent_app_country] => US [patent_app_date] => 1992-10-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 6 [patent_no_of_words] => 3145 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 123 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/298/05298790.pdf [firstpage_image] =>[orig_patent_app_number] => 958462 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2908314 [patent_doc_number] => 05248891 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1993-09-28 [patent_title] => 'High integration semiconductor device' [patent_app_type] => 1 [patent_app_number] => 7/956542 [patent_app_country] => US [patent_app_date] => 1992-10-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 25 [patent_no_of_words] => 4294 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 226 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/248/05248891.pdf [firstpage_image] =>[orig_patent_app_number] => 956542 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3079870 [patent_doc_number] => 05296731 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-03-22 [patent_title] => 'Semiconductor integrated circuit device with alpha rays resistance' [patent_app_type] => 1 [patent_app_number] => 7/954698 [patent_app_country] => US [patent_app_date] => 1992-09-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 8 [patent_no_of_words] => 2865 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 171 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/296/05296731.pdf [firstpage_image] =>[orig_patent_app_number] => 954698 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3016754 [patent_doc_number] => 05332916 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-07-26 [patent_title] => 'Transmission gate' [patent_app_type] => 1 [patent_app_number] => 7/951852 [patent_app_country] => US [patent_app_date] => 1992-09-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 8 [patent_no_of_words] => 3155 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 107 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/332/05332916.pdf [firstpage_image] =>[orig_patent_app_number] => 951852 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3454337 [patent_doc_number] => 05386129 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-01-31 [patent_title] => 'Power supply system of semiconductor chip for optimizing impedances of power supply sub-systems associated with outside and inside function blocks' [patent_app_type] => 1 [patent_app_number] => 7/941528 [patent_app_country] => US [patent_app_date] => 1992-09-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 6 [patent_no_of_words] => 2674 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 172 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/386/05386129.pdf [firstpage_image] =>[orig_patent_app_number] => 941528 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2973631 [patent_doc_number] => 05258645 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1993-11-02 [patent_title] => 'Semiconductor device having MOS transistor and a sidewall with a double insulator layer structure' [patent_app_type] => 1 [patent_app_number] => 7/939433 [patent_app_country] => US [patent_app_date] => 1992-09-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 17 [patent_no_of_words] => 4995 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 325 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/258/05258645.pdf [firstpage_image] =>[orig_patent_app_number] => 939433 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2989502 [patent_doc_number] => 05250837 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1993-10-05 [patent_title] => 'Method for dielectrically isolating integrated circuits using doped oxide sidewalls' [patent_app_type] => 1 [patent_app_number] => 7/936720 [patent_app_country] => US [patent_app_date] => 1992-08-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 8 [patent_no_of_words] => 5435 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 258 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/250/05250837.pdf [firstpage_image] =>[orig_patent_app_number] => 936720 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3080018 [patent_doc_number] => 05323033 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-06-21 [patent_title] => 'Single chip IC device having gate array or memory with gate array and provided with redundancy capability' [patent_app_type] => 1 [patent_app_number] => 7/921962 [patent_app_country] => US [patent_app_date] => 1992-08-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 14 [patent_no_of_words] => 8700 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 287 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/323/05323033.pdf [firstpage_image] =>[orig_patent_app_number] => 921962 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3101267 [patent_doc_number] => 05319238 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-06-07 [patent_title] => 'Programmable interconnect structures and programmable integrated circuits' [patent_app_type] => 1 [patent_app_number] => 7/920734 [patent_app_country] => US [patent_app_date] => 1992-07-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 7 [patent_no_of_words] => 3991 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 86 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/319/05319238.pdf [firstpage_image] =>[orig_patent_app_number] => 920734 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3106314 [patent_doc_number] => 05448100 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-09-05 [patent_title] => 'Breakdown diode structure' [patent_app_type] => 1 [patent_app_number] => 7/919001 [patent_app_country] => US [patent_app_date] => 1992-07-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 2220 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 108 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/448/05448100.pdf [firstpage_image] =>[orig_patent_app_number] => 919001 [rel_patent_id] =>[rel_patent_doc_number] =>)