Samuel S. Broda

Array ( [id] => 3996006 [patent_doc_number] => 05911061 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-06-08 [patent_title] => 'Program data creating method and apparatus for use with programmable devices in a logic emulation system' [patent_app_type] => 1 [patent_app_number] => 8/692626 [patent_app_country] => US [patent_app_date] => 1996-08-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 19 [patent_no_of_words] => 8255 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 119 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/911/05911061.pdf [firstpage_image] =>[orig_patent_app_number] => 692626 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4030070 [patent_doc_number] => 05907695 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-05-25 [patent_title] => 'Deadlock avoidance mechanism for virtual bus distributed hardware simulation' [patent_app_type] => 1 [patent_app_number] => 8/621777 [patent_app_country] => US [patent_app_date] => 1996-03-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 18 [patent_no_of_words] => 12444 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 103 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/907/05907695.pdf [firstpage_image] =>[orig_patent_app_number] => 621777 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4308415 [patent_doc_number] => 06326564 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-12-04 [patent_title] => 'Sensitive coordinate input device' [patent_app_type] => 1 [patent_app_number] => 8/495390 [patent_app_country] => US [patent_app_date] => 1995-06-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 6 [patent_no_of_words] => 2260 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 66 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/326/06326564.pdf [firstpage_image] =>[orig_patent_app_number] => 495390 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4298538 [patent_doc_number] => 06282611 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-08-28 [patent_title] => 'Digital information system, digital audio signal processor and signal converter' [patent_app_type] => 1 [patent_app_number] => 8/446278 [patent_app_country] => US [patent_app_date] => 1995-05-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 46 [patent_figures_cnt] => 69 [patent_no_of_words] => 33445 [patent_no_of_claims] => 37 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 121 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/282/06282611.pdf [firstpage_image] =>[orig_patent_app_number] => 446278 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4398238 [patent_doc_number] => 06295519 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-09-25 [patent_title] => 'Method and apparatus for coupling multiple computer peripherals to a computer system through a single I/O port' [patent_app_type] => 1 [patent_app_number] => 8/398109 [patent_app_country] => US [patent_app_date] => 1995-03-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 2564 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 108 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/295/06295519.pdf [firstpage_image] =>[orig_patent_app_number] => 398109 [rel_patent_id] =>[rel_patent_doc_number] =>)