
San M. Aung
Examiner (ID: 11298, Phone: (571)270-5792 , Office: P/3657 )
| Most Active Art Unit | 3657 |
| Art Unit(s) | 3616, 3657, 4165 |
| Total Applications | 1243 |
| Issued Applications | 936 |
| Pending Applications | 84 |
| Abandoned Applications | 251 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 20332765
[patent_doc_number] => 12463049
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-11-04
[patent_title] => Semiconductor structure and forming method thereof
[patent_app_type] => utility
[patent_app_number] => 18/128431
[patent_app_country] => US
[patent_app_date] => 2023-03-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 28
[patent_no_of_words] => 4530
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 155
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18128431
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/128431 | Semiconductor structure and forming method thereof | Mar 29, 2023 | Issued |
Array
(
[id] => 19063245
[patent_doc_number] => 11942497
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-03-26
[patent_title] => Imaging device and electronic device
[patent_app_type] => utility
[patent_app_number] => 18/126533
[patent_app_country] => US
[patent_app_date] => 2023-03-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 47
[patent_figures_cnt] => 162
[patent_no_of_words] => 32878
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 180
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18126533
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/126533 | Imaging device and electronic device | Mar 26, 2023 | Issued |
Array
(
[id] => 19213644
[patent_doc_number] => 12002716
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-06-04
[patent_title] => Method of manufacturing a semiconductor device and a semiconductor device
[patent_app_type] => utility
[patent_app_number] => 18/120902
[patent_app_country] => US
[patent_app_date] => 2023-03-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 38
[patent_figures_cnt] => 71
[patent_no_of_words] => 10494
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 97
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18120902
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/120902 | Method of manufacturing a semiconductor device and a semiconductor device | Mar 12, 2023 | Issued |
Array
(
[id] => 18488418
[patent_doc_number] => 20230215766
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-07-06
[patent_title] => SEMICONDUCTOR DEVICE WITH NON-CONFORMAL GATE DIELETRIC LAYERS
[patent_app_type] => utility
[patent_app_number] => 18/182959
[patent_app_country] => US
[patent_app_date] => 2023-03-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11666
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 110
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18182959
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/182959 | Semiconductor device with non-conformal gate dieletric layers | Mar 12, 2023 | Issued |
Array
(
[id] => 18456563
[patent_doc_number] => 20230197845
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-06-22
[patent_title] => SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/172426
[patent_app_country] => US
[patent_app_date] => 2023-02-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5506
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -3
[patent_words_short_claim] => 377
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18172426
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/172426 | Semiconductor device | Feb 21, 2023 | Issued |
Array
(
[id] => 19444601
[patent_doc_number] => 12094892
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-09-17
[patent_title] => 3D micro display device and structure
[patent_app_type] => utility
[patent_app_number] => 18/110362
[patent_app_country] => US
[patent_app_date] => 2023-02-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 27
[patent_figures_cnt] => 124
[patent_no_of_words] => 20868
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 114
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18110362
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/110362 | 3D micro display device and structure | Feb 14, 2023 | Issued |
Array
(
[id] => 18600134
[patent_doc_number] => 20230274935
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-08-31
[patent_title] => SEMICONDUCTOR DEVICE AND METHOD FOR MANUFACTURING THE SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/109305
[patent_app_country] => US
[patent_app_date] => 2023-02-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 50397
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18109305
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/109305 | SEMICONDUCTOR DEVICE AND METHOD FOR MANUFACTURING THE SEMICONDUCTOR DEVICE | Feb 13, 2023 | Pending |
Array
(
[id] => 20435952
[patent_doc_number] => 12507419
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-12-23
[patent_title] => Memory cell device with thin-film transistor selector and methods for forming the same
[patent_app_type] => utility
[patent_app_number] => 18/109124
[patent_app_country] => US
[patent_app_date] => 2023-02-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 28
[patent_no_of_words] => 3363
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 84
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18109124
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/109124 | Memory cell device with thin-film transistor selector and methods for forming the same | Feb 12, 2023 | Issued |
Array
(
[id] => 19370546
[patent_doc_number] => 12062640
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-08-13
[patent_title] => Semiconductor device and manufacturing method thereof
[patent_app_type] => utility
[patent_app_number] => 18/167867
[patent_app_country] => US
[patent_app_date] => 2023-02-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 22
[patent_figures_cnt] => 22
[patent_no_of_words] => 10173
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 160
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18167867
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/167867 | Semiconductor device and manufacturing method thereof | Feb 11, 2023 | Issued |
Array
(
[id] => 20305393
[patent_doc_number] => 12451392
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-10-21
[patent_title] => Methods for seam repair and semiconductor structure manufactured thereof
[patent_app_type] => utility
[patent_app_number] => 18/106680
[patent_app_country] => US
[patent_app_date] => 2023-02-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 18
[patent_no_of_words] => 3143
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 87
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18106680
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/106680 | Methods for seam repair and semiconductor structure manufactured thereof | Feb 6, 2023 | Issued |
Array
(
[id] => 18440172
[patent_doc_number] => 20230187467
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-06-15
[patent_title] => MULTILEVEL SEMICONDUCTOR DEVICE AND STRUCTURE WITH IMAGE SENSORS AND WAFER BONDING
[patent_app_type] => utility
[patent_app_number] => 18/105881
[patent_app_country] => US
[patent_app_date] => 2023-02-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 16629
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 92
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18105881
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/105881 | Multilevel semiconductor device and structure with image sensors and wafer bonding | Feb 5, 2023 | Issued |
Array
(
[id] => 18424102
[patent_doc_number] => 20230178566
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-06-08
[patent_title] => TRANSISTOR SUBSTRATE
[patent_app_type] => utility
[patent_app_number] => 18/163460
[patent_app_country] => US
[patent_app_date] => 2023-02-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13139
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -8
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18163460
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/163460 | Transistor substrate | Feb 1, 2023 | Issued |
Array
(
[id] => 19349340
[patent_doc_number] => 20240258304
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-08-01
[patent_title] => SEMICONDUCTOR STRUCTURE INCLUDING 3D CAPACITOR AND METHOD FOR FORMING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/162691
[patent_app_country] => US
[patent_app_date] => 2023-01-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6161
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 100
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18162691
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/162691 | Semiconductor structure including 3D capacitor and method for forming the same | Jan 30, 2023 | Issued |
Array
(
[id] => 19095458
[patent_doc_number] => 11956940
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-04-09
[patent_title] => Vertical heterostructure semiconductor memory cell and methods for making the same
[patent_app_type] => utility
[patent_app_number] => 18/102758
[patent_app_country] => US
[patent_app_date] => 2023-01-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 33
[patent_figures_cnt] => 43
[patent_no_of_words] => 16248
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 104
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18102758
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/102758 | Vertical heterostructure semiconductor memory cell and methods for making the same | Jan 28, 2023 | Issued |
Array
(
[id] => 20307152
[patent_doc_number] => 12453163
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-10-21
[patent_title] => Isolation for long and short channel devices
[patent_app_type] => utility
[patent_app_number] => 18/155917
[patent_app_country] => US
[patent_app_date] => 2023-01-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 4633
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 106
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18155917
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/155917 | Isolation for long and short channel devices | Jan 17, 2023 | Issued |
Array
(
[id] => 19071360
[patent_doc_number] => 20240105786
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-03-28
[patent_title] => SEMICONDUCTOR DEVICE STRUCTURE AND METHODS OF FORMING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/097253
[patent_app_country] => US
[patent_app_date] => 2023-01-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8870
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 129
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18097253
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/097253 | Semiconductor device structure and methods of forming the same | Jan 14, 2023 | Issued |
Array
(
[id] => 19321490
[patent_doc_number] => 20240243037
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-07-18
[patent_title] => STRUCTURE WITH AIR GAPS EXTENDING FROM DIELECTRIC LINER AROUND THROUGH SEMICONDCUTOR VIA
[patent_app_type] => utility
[patent_app_number] => 18/154481
[patent_app_country] => US
[patent_app_date] => 2023-01-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4697
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 44
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18154481
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/154481 | Structure with air gaps extending from dielectric liner around through semicondcutor via | Jan 12, 2023 | Issued |
Array
(
[id] => 19305921
[patent_doc_number] => 20240234501
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-07-11
[patent_title] => SEMICONDUCTOR STRUCTURE AND METHOD FOR FORMING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/152448
[patent_app_country] => US
[patent_app_date] => 2023-01-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13595
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 122
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18152448
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/152448 | SEMICONDUCTOR STRUCTURE AND METHOD FOR FORMING THE SAME | Jan 9, 2023 | Pending |
Array
(
[id] => 18680132
[patent_doc_number] => 20230317790
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-10-05
[patent_title] => Semiconductor Device having Doped Gate Dielectric Layer and Method for Forming the Same
[patent_app_type] => utility
[patent_app_number] => 18/152601
[patent_app_country] => US
[patent_app_date] => 2023-01-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 14070
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 281
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18152601
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/152601 | Semiconductor device having doped gate dielectric layer and method for forming the same | Jan 9, 2023 | Issued |
Array
(
[id] => 20404464
[patent_doc_number] => 12494445
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-12-09
[patent_title] => Radiofrequency filter and manufacturing method thereof
[patent_app_type] => utility
[patent_app_number] => 18/094397
[patent_app_country] => US
[patent_app_date] => 2023-01-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 1116
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 134
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18094397
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/094397 | Radiofrequency filter and manufacturing method thereof | Jan 8, 2023 | Issued |