
Sang H. Nguyen
Examiner (ID: 14839, Phone: (571)272-2425 , Office: P/2886 )
| Most Active Art Unit | 2877 |
| Art Unit(s) | 2877, 2886 |
| Total Applications | 2464 |
| Issued Applications | 2109 |
| Pending Applications | 129 |
| Abandoned Applications | 259 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 17810609
[patent_doc_number] => 20220262444
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-08-18
[patent_title] => SEMICONDUCTOR STORAGE DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/463693
[patent_app_country] => US
[patent_app_date] => 2021-09-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9007
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 110
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17463693
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/463693 | Semiconductor storage device | Aug 31, 2021 | Issued |
Array
(
[id] => 17295149
[patent_doc_number] => 20210390988
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-12-16
[patent_title] => MEMORY POWER COORDINATION
[patent_app_type] => utility
[patent_app_number] => 17/461084
[patent_app_country] => US
[patent_app_date] => 2021-08-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10788
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 71
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17461084
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/461084 | Memory power coordination | Aug 29, 2021 | Issued |
Array
(
[id] => 18155944
[patent_doc_number] => 11568933
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2023-01-31
[patent_title] => Memory plane access management
[patent_app_type] => utility
[patent_app_number] => 17/458840
[patent_app_country] => US
[patent_app_date] => 2021-08-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 10502
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 84
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17458840
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/458840 | Memory plane access management | Aug 26, 2021 | Issued |
Array
(
[id] => 17262365
[patent_doc_number] => 20210375350
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-12-02
[patent_title] => Systems and Methods for Performing Dynamic On-Chip Calibration of Memory Control Signals
[patent_app_type] => utility
[patent_app_number] => 17/402404
[patent_app_country] => US
[patent_app_date] => 2021-08-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6781
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 39
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17402404
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/402404 | Systems and methods for performing dynamic on-chip calibration of memory control signals | Aug 12, 2021 | Issued |
Array
(
[id] => 18192902
[patent_doc_number] => 20230046421
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-02-16
[patent_title] => VOLTAGE REGULATION
[patent_app_type] => utility
[patent_app_number] => 17/401524
[patent_app_country] => US
[patent_app_date] => 2021-08-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7536
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -23
[patent_words_short_claim] => 153
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17401524
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/401524 | Voltage regulation | Aug 12, 2021 | Issued |
Array
(
[id] => 18950759
[patent_doc_number] => 11894062
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-02-06
[patent_title] => Semi-circle drain side select gate maintenance by selective semi-circle dummy word line program
[patent_app_type] => utility
[patent_app_number] => 17/398718
[patent_app_country] => US
[patent_app_date] => 2021-08-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 24
[patent_no_of_words] => 14699
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 155
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17398718
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/398718 | Semi-circle drain side select gate maintenance by selective semi-circle dummy word line program | Aug 9, 2021 | Issued |
Array
(
[id] => 17854927
[patent_doc_number] => 20220284970
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-09-08
[patent_title] => MEMORY DEVICE AND OPERATING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 17/392025
[patent_app_country] => US
[patent_app_date] => 2021-08-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12788
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 183
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17392025
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/392025 | Memory device and operating method thereof | Aug 1, 2021 | Issued |
Array
(
[id] => 18704497
[patent_doc_number] => 11791013
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-10-17
[patent_title] => Storage devices and methods of operating storage devices
[patent_app_type] => utility
[patent_app_number] => 17/382868
[patent_app_country] => US
[patent_app_date] => 2021-07-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 22
[patent_figures_cnt] => 28
[patent_no_of_words] => 15992
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 216
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17382868
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/382868 | Storage devices and methods of operating storage devices | Jul 21, 2021 | Issued |
Array
(
[id] => 17359619
[patent_doc_number] => 20220020415
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-01-20
[patent_title] => ARBITRATED SENSE AMPLIFIER
[patent_app_type] => utility
[patent_app_number] => 17/381996
[patent_app_country] => US
[patent_app_date] => 2021-07-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 15208
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17381996
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/381996 | Arbitrated sense amplifier | Jul 20, 2021 | Issued |
Array
(
[id] => 17203245
[patent_doc_number] => 20210343340
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-11-04
[patent_title] => Voltage Drivers with Reduced Power Consumption during Polarity Transition
[patent_app_type] => utility
[patent_app_number] => 17/375441
[patent_app_country] => US
[patent_app_date] => 2021-07-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4255
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 112
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17375441
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/375441 | Voltage drivers with reduced power consumption during polarity transition | Jul 13, 2021 | Issued |
Array
(
[id] => 19487097
[patent_doc_number] => 12106821
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-10-01
[patent_title] => Data transmission circuit, method of making it, and storage device
[patent_app_type] => utility
[patent_app_number] => 17/439742
[patent_app_country] => US
[patent_app_date] => 2021-07-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 29
[patent_figures_cnt] => 29
[patent_no_of_words] => 11119
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 103
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17439742
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/439742 | Data transmission circuit, method of making it, and storage device | Jul 7, 2021 | Issued |
Array
(
[id] => 18124301
[patent_doc_number] => 20230009913
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-01-12
[patent_title] => SYSTEM AND METHOD FOR EXTENDING LIFETIME OF MEMORY DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/370763
[patent_app_country] => US
[patent_app_date] => 2021-07-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9922
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 59
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17370763
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/370763 | System and method for extending lifetime of memory device | Jul 7, 2021 | Issued |
Array
(
[id] => 17723164
[patent_doc_number] => 20220215886
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-07-07
[patent_title] => SEMICONDUCTOR MEMORY DEVICE AND OPERATING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 17/367173
[patent_app_country] => US
[patent_app_date] => 2021-07-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 16267
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 99
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17367173
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/367173 | Semiconductor memory device and operating method thereof | Jul 1, 2021 | Issued |
Array
(
[id] => 18304260
[patent_doc_number] => 11626172
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-04-11
[patent_title] => Semiconductor memory device and programming method thereof using a channel boosting
[patent_app_type] => utility
[patent_app_number] => 17/365215
[patent_app_country] => US
[patent_app_date] => 2021-07-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 13
[patent_no_of_words] => 8501
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 96
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17365215
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/365215 | Semiconductor memory device and programming method thereof using a channel boosting | Jun 30, 2021 | Issued |
Array
(
[id] => 17173816
[patent_doc_number] => 20210327487
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-10-21
[patent_title] => SENSING SCHEME FOR STT-MRAM USING LOW-BARRIER NANOMAGNETS
[patent_app_type] => utility
[patent_app_number] => 17/365481
[patent_app_country] => US
[patent_app_date] => 2021-07-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4424
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 37
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17365481
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/365481 | Sensing scheme for STT-MRAM using low-barrier nanomagnets | Jun 30, 2021 | Issued |
Array
(
[id] => 17359616
[patent_doc_number] => 20220020412
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-01-20
[patent_title] => READ OPERATIONS BASED ON A DYNAMIC REFERENCE
[patent_app_type] => utility
[patent_app_number] => 17/362348
[patent_app_country] => US
[patent_app_date] => 2021-06-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 14824
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17362348
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/362348 | Read operations based on a dynamic reference | Jun 28, 2021 | Issued |
Array
(
[id] => 18088399
[patent_doc_number] => 11538538
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2022-12-27
[patent_title] => Apparatus and methods for smart verify with neighbor plane disturb detection
[patent_app_type] => utility
[patent_app_number] => 17/360184
[patent_app_country] => US
[patent_app_date] => 2021-06-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 29
[patent_no_of_words] => 15756
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 96
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17360184
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/360184 | Apparatus and methods for smart verify with neighbor plane disturb detection | Jun 27, 2021 | Issued |
Array
(
[id] => 17231996
[patent_doc_number] => 20210358553
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-11-18
[patent_title] => CONCURRENT PROGRAMMING OF MULTIPLE CELLS FOR NON-VOLATILE MEMORY DEVICES
[patent_app_type] => utility
[patent_app_number] => 17/360572
[patent_app_country] => US
[patent_app_date] => 2021-06-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 25235
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 152
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17360572
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/360572 | Concurrent programming of multiple cells for non-volatile memory devices | Jun 27, 2021 | Issued |
Array
(
[id] => 18781960
[patent_doc_number] => 11823725
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2023-11-21
[patent_title] => Apparatus and method for endurance of non-volatile memory banks via multi-level wear leveling
[patent_app_type] => utility
[patent_app_number] => 17/359295
[patent_app_country] => US
[patent_app_date] => 2021-06-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 18
[patent_no_of_words] => 16428
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 203
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17359295
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/359295 | Apparatus and method for endurance of non-volatile memory banks via multi-level wear leveling | Jun 24, 2021 | Issued |
Array
(
[id] => 18890785
[patent_doc_number] => 11869562
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2024-01-09
[patent_title] => Apparatus and method for endurance of non-volatile memory banks via wear leveling in a round robin fashion
[patent_app_type] => utility
[patent_app_number] => 17/357876
[patent_app_country] => US
[patent_app_date] => 2021-06-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 18
[patent_no_of_words] => 16429
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 187
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17357876
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/357876 | Apparatus and method for endurance of non-volatile memory banks via wear leveling in a round robin fashion | Jun 23, 2021 | Issued |