
Sang H. Nguyen
Examiner (ID: 14839, Phone: (571)272-2425 , Office: P/2886 )
| Most Active Art Unit | 2877 |
| Art Unit(s) | 2877, 2886 |
| Total Applications | 2464 |
| Issued Applications | 2109 |
| Pending Applications | 129 |
| Abandoned Applications | 259 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 12053231
[patent_doc_number] => 20170329575
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-11-16
[patent_title] => 'FINE-GRAINED ANALOG MEMORY DEVICE BASED ON CHARGE-TRAPPING IN HIGH-K GATE DIELECTRICS OF TRANSISTORS'
[patent_app_type] => utility
[patent_app_number] => 15/595680
[patent_app_country] => US
[patent_app_date] => 2017-05-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 5420
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15595680
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/595680 | Fine-grained analog memory device based on charge-trapping in high-K gate dielectrics of transistors | May 14, 2017 | Issued |
Array
(
[id] => 14525441
[patent_doc_number] => 10339991
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-07-02
[patent_title] => Memory system having optimal threshold voltage and operating method thereof
[patent_app_type] => utility
[patent_app_number] => 15/595664
[patent_app_country] => US
[patent_app_date] => 2017-05-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 8
[patent_no_of_words] => 6535
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 121
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15595664
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/595664 | Memory system having optimal threshold voltage and operating method thereof | May 14, 2017 | Issued |
Array
(
[id] => 11839823
[patent_doc_number] => 20170221543
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-08-03
[patent_title] => 'SEMICONDUCTOR MEMORY DEVICE INCLUDING POWER DECOUPLING CAPACITOR'
[patent_app_type] => utility
[patent_app_number] => 15/492825
[patent_app_country] => US
[patent_app_date] => 2017-04-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 6690
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15492825
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/492825 | SEMICONDUCTOR MEMORY DEVICE INCLUDING POWER DECOUPLING CAPACITOR | Apr 19, 2017 | Abandoned |
Array
(
[id] => 12256766
[patent_doc_number] => 09928914
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-03-27
[patent_title] => 'Methods and apparatus to read memory cells based on clock pulse counts'
[patent_app_type] => utility
[patent_app_number] => 15/491708
[patent_app_country] => US
[patent_app_date] => 2017-04-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 18
[patent_no_of_words] => 27031
[patent_no_of_claims] => 45
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 77
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15491708
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/491708 | Methods and apparatus to read memory cells based on clock pulse counts | Apr 18, 2017 | Issued |
Array
(
[id] => 13187653
[patent_doc_number] => 10109352
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-10-23
[patent_title] => Data retention flags in solid-state drives
[patent_app_type] => utility
[patent_app_number] => 15/484044
[patent_app_country] => US
[patent_app_date] => 2017-04-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 11
[patent_no_of_words] => 5125
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 137
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15484044
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/484044 | Data retention flags in solid-state drives | Apr 9, 2017 | Issued |
Array
(
[id] => 14491551
[patent_doc_number] => 10332573
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-06-25
[patent_title] => Semiconductor device and semiconductor system
[patent_app_type] => utility
[patent_app_number] => 15/482076
[patent_app_country] => US
[patent_app_date] => 2017-04-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 7710
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 186
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15482076
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/482076 | Semiconductor device and semiconductor system | Apr 6, 2017 | Issued |
Array
(
[id] => 13084751
[patent_doc_number] => 10062447
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-08-28
[patent_title] => Power switch circuit
[patent_app_type] => utility
[patent_app_number] => 15/482018
[patent_app_country] => US
[patent_app_date] => 2017-04-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 5459
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 106
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15482018
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/482018 | Power switch circuit | Apr 6, 2017 | Issued |
Array
(
[id] => 12181442
[patent_doc_number] => 20180040378
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-02-08
[patent_title] => 'SEMICONDUCTOR MEMORY DEVICE AND OPERATING METHOD THEREOF'
[patent_app_type] => utility
[patent_app_number] => 15/482138
[patent_app_country] => US
[patent_app_date] => 2017-04-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 5890
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15482138
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/482138 | Semiconductor memory device and operating method thereof | Apr 6, 2017 | Issued |
Array
(
[id] => 12313896
[patent_doc_number] => 09941017
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2018-04-10
[patent_title] => Antifuse one-time programmable semiconductor memory
[patent_app_type] => utility
[patent_app_number] => 15/482682
[patent_app_country] => US
[patent_app_date] => 2017-04-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 13
[patent_no_of_words] => 4038
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 173
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15482682
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/482682 | Antifuse one-time programmable semiconductor memory | Apr 6, 2017 | Issued |
Array
(
[id] => 11966831
[patent_doc_number] => 20170270984
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-09-21
[patent_title] => 'Data Reading Circuit'
[patent_app_type] => utility
[patent_app_number] => 15/464670
[patent_app_country] => US
[patent_app_date] => 2017-03-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 5654
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15464670
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/464670 | Data reading circuit | Mar 20, 2017 | Issued |
Array
(
[id] => 12214669
[patent_doc_number] => 09911483
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2018-03-06
[patent_title] => 'Thermally-assisted spin transfer torque memory with improved bit error rate performance'
[patent_app_type] => utility
[patent_app_number] => 15/464752
[patent_app_country] => US
[patent_app_date] => 2017-03-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 11506
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 171
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15464752
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/464752 | Thermally-assisted spin transfer torque memory with improved bit error rate performance | Mar 20, 2017 | Issued |
Array
(
[id] => 12395628
[patent_doc_number] => 09966128
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2018-05-08
[patent_title] => Storage structure with non-volatile storage capability and a method of operating the same
[patent_app_type] => utility
[patent_app_number] => 15/463394
[patent_app_country] => US
[patent_app_date] => 2017-03-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 15
[patent_no_of_words] => 13612
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 110
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15463394
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/463394 | Storage structure with non-volatile storage capability and a method of operating the same | Mar 19, 2017 | Issued |
Array
(
[id] => 12738202
[patent_doc_number] => 20180137901
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-05-17
[patent_title] => RECEIVER CIRCUIT, AND SEMICONDUCTOR DEVICE AND SYSTEM INCLUDING THE SAME
[patent_app_type] => utility
[patent_app_number] => 15/462286
[patent_app_country] => US
[patent_app_date] => 2017-03-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4201
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 49
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15462286
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/462286 | Receiver circuit, and semiconductor device and system including the same | Mar 16, 2017 | Issued |
Array
(
[id] => 11861718
[patent_doc_number] => 09741406
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-08-22
[patent_title] => 'Semiconductor memory and memory system'
[patent_app_type] => utility
[patent_app_number] => 15/462137
[patent_app_country] => US
[patent_app_date] => 2017-03-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 10081
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 145
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15462137
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/462137 | Semiconductor memory and memory system | Mar 16, 2017 | Issued |
Array
(
[id] => 14124993
[patent_doc_number] => 10249359
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-04-02
[patent_title] => Address generation circuit and memory device including the same
[patent_app_type] => utility
[patent_app_number] => 15/459844
[patent_app_country] => US
[patent_app_date] => 2017-03-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 21
[patent_no_of_words] => 13510
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 148
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15459844
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/459844 | Address generation circuit and memory device including the same | Mar 14, 2017 | Issued |
Array
(
[id] => 12989347
[patent_doc_number] => 20170345508
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-11-30
[patent_title] => LEVEL SHIFTER
[patent_app_type] => utility
[patent_app_number] => 15/454852
[patent_app_country] => US
[patent_app_date] => 2017-03-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8862
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -11
[patent_words_short_claim] => 188
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15454852
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/454852 | Level shifter | Mar 8, 2017 | Issued |
Array
(
[id] => 14252743
[patent_doc_number] => 10276579
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-04-30
[patent_title] => Layout design for manufacturing a memory cell
[patent_app_type] => utility
[patent_app_number] => 15/453976
[patent_app_country] => US
[patent_app_date] => 2017-03-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 19
[patent_no_of_words] => 6305
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 243
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15453976
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/453976 | Layout design for manufacturing a memory cell | Mar 8, 2017 | Issued |
Array
(
[id] => 11997230
[patent_doc_number] => 20170301385
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-10-19
[patent_title] => 'APPARATUS AND METHODS FOR MEMORY USING IN-PLANE POLARIZATION'
[patent_app_type] => utility
[patent_app_number] => 15/453548
[patent_app_country] => US
[patent_app_date] => 2017-03-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 44
[patent_figures_cnt] => 44
[patent_no_of_words] => 13811
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15453548
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/453548 | Apparatus and methods for memory using in-plane polarization | Mar 7, 2017 | Issued |
Array
(
[id] => 12534276
[patent_doc_number] => 10008282
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-06-26
[patent_title] => Magnetic element, skyrmion memory, solid-state electronic device, data-storage device, data processing and communication device
[patent_app_type] => utility
[patent_app_number] => 15/450024
[patent_app_country] => US
[patent_app_date] => 2017-03-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 43
[patent_figures_cnt] => 43
[patent_no_of_words] => 12434
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 50
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15450024
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/450024 | Magnetic element, skyrmion memory, solid-state electronic device, data-storage device, data processing and communication device | Mar 4, 2017 | Issued |
Array
(
[id] => 12534276
[patent_doc_number] => 10008282
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-06-26
[patent_title] => Magnetic element, skyrmion memory, solid-state electronic device, data-storage device, data processing and communication device
[patent_app_type] => utility
[patent_app_number] => 15/450024
[patent_app_country] => US
[patent_app_date] => 2017-03-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 43
[patent_figures_cnt] => 43
[patent_no_of_words] => 12434
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 50
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15450024
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/450024 | Magnetic element, skyrmion memory, solid-state electronic device, data-storage device, data processing and communication device | Mar 4, 2017 | Issued |