Sang H. Nguyen

Array ( [id] => 5130002 [patent_doc_number] => 20070206399 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-09-06 [patent_title] => 'NONVOLATILE SEMICONDUCTOR MEMORY DEVICE' [patent_app_type] => utility [patent_app_number] => 11/682478 [patent_app_country] => US [patent_app_date] => 2007-03-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 41 [patent_figures_cnt] => 41 [patent_no_of_words] => 10807 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0206/20070206399.pdf [firstpage_image] =>[orig_patent_app_number] => 11682478 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5130001 [patent_doc_number] => 20070206398 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-09-06 [patent_title] => 'SEMICONDUCTOR MEMORY' [patent_app_type] => utility [patent_app_number] => 11/681944 [patent_app_country] => US [patent_app_date] => 2007-03-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 17 [patent_no_of_words] => 5902 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0206/20070206398.pdf [firstpage_image] =>[orig_patent_app_number] => 11681944 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4674760 [patent_doc_number] => 20080212388 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-09-04 [patent_title] => 'INTEGRATED CIRCUIT FUSE ARRAY' [patent_app_type] => utility [patent_app_number] => 11/681424 [patent_app_country] => US [patent_app_date] => 2007-03-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 10032 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0212/20080212388.pdf [firstpage_image] =>[orig_patent_app_number] => 11681424 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5003692 [patent_doc_number] => 20070201259 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-08-30 [patent_title] => 'Method and Apparatus for Programming and Reading Codes on an Array of Fuses' [patent_app_type] => utility [patent_app_number] => 11/681528 [patent_app_country] => US [patent_app_date] => 2007-03-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 3312 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0201/20070201259.pdf [firstpage_image] =>[orig_patent_app_number] => 11681528 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4674764 [patent_doc_number] => 20080212392 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-09-04 [patent_title] => 'MULTIPLE PORT MUGFET SRAM' [patent_app_type] => utility [patent_app_number] => 11/681508 [patent_app_country] => US [patent_app_date] => 2007-03-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 1839 [patent_no_of_claims] => 29 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0212/20080212392.pdf [firstpage_image] =>[orig_patent_app_number] => 11681508 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 179013 [patent_doc_number] => 07656724 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-02-02 [patent_title] => 'Semiconductor integrated circuit having data input/output circuit and method for inputting data using the same' [patent_app_type] => utility [patent_app_number] => 11/647490 [patent_app_country] => US [patent_app_date] => 2006-12-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 6 [patent_no_of_words] => 6342 [patent_no_of_claims] => 34 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 113 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/656/07656724.pdf [firstpage_image] =>[orig_patent_app_number] => 11647490 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4931726 [patent_doc_number] => 20080002501 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-01-03 [patent_title] => 'Over driving pulse generator' [patent_app_type] => utility [patent_app_number] => 11/647630 [patent_app_country] => US [patent_app_date] => 2006-12-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 2302 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0002/20080002501.pdf [firstpage_image] =>[orig_patent_app_number] => 11647630 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5015085 [patent_doc_number] => 20070258293 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-11-08 [patent_title] => 'Data output circuit for semiconductor memory apparatus' [patent_app_type] => utility [patent_app_number] => 11/647478 [patent_app_country] => US [patent_app_date] => 2006-12-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 3448 [patent_no_of_claims] => 29 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0258/20070258293.pdf [firstpage_image] =>[orig_patent_app_number] => 11647478 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5111704 [patent_doc_number] => 20070195619 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-08-23 [patent_title] => 'Integrated circuit memory devices having multi-bit normal memory cells and single-bit redundant memory cells therein' [patent_app_type] => utility [patent_app_number] => 11/647672 [patent_app_country] => US [patent_app_date] => 2006-12-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 3884 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0195/20070195619.pdf [firstpage_image] =>[orig_patent_app_number] => 11647672 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5209374 [patent_doc_number] => 20070247958 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-10-25 [patent_title] => 'Column selection signal generator for semiconductor memory' [patent_app_type] => utility [patent_app_number] => 11/647462 [patent_app_country] => US [patent_app_date] => 2006-12-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 7319 [patent_no_of_claims] => 60 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0247/20070247958.pdf [firstpage_image] =>[orig_patent_app_number] => 11647462 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5246319 [patent_doc_number] => 20070242553 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-10-18 [patent_title] => 'Multi-port memory device with serial input/output interface and control method thereof' [patent_app_type] => utility [patent_app_number] => 11/647810 [patent_app_country] => US [patent_app_date] => 2006-12-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 10901 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0242/20070242553.pdf [firstpage_image] =>[orig_patent_app_number] => 11647810 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5209347 [patent_doc_number] => 20070247931 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-10-25 [patent_title] => 'Internal voltage generator for a semiconductor memory apparatus' [patent_app_type] => utility [patent_app_number] => 11/647484 [patent_app_country] => US [patent_app_date] => 2006-12-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 5391 [patent_no_of_claims] => 28 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0247/20070247931.pdf [firstpage_image] =>[orig_patent_app_number] => 11647484 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4931720 [patent_doc_number] => 20080002495 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-01-03 [patent_title] => 'Internal voltage generator' [patent_app_type] => utility [patent_app_number] => 11/647934 [patent_app_country] => US [patent_app_date] => 2006-12-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 3223 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0002/20080002495.pdf [firstpage_image] =>[orig_patent_app_number] => 11647934 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 346156 [patent_doc_number] => 07499348 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-03-03 [patent_title] => 'Apparatus for sensing data of semiconductor integrated circuit' [patent_app_type] => utility [patent_app_number] => 11/647466 [patent_app_country] => US [patent_app_date] => 2006-12-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 11 [patent_no_of_words] => 3046 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 152 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/499/07499348.pdf [firstpage_image] =>[orig_patent_app_number] => 11647466 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7802273 [patent_doc_number] => 08130549 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-03-06 [patent_title] => 'Apparatus and method for detecting over-programming condition in multistate memory device' [patent_app_type] => utility [patent_app_number] => 11/640654 [patent_app_country] => US [patent_app_date] => 2006-12-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 6 [patent_no_of_words] => 6248 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 10 [patent_words_short_claim] => 135 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/130/08130549.pdf [firstpage_image] =>[orig_patent_app_number] => 11640654 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 144143 [patent_doc_number] => 07688614 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-03-30 [patent_title] => 'Nonvolatile semiconductor memory device' [patent_app_type] => utility [patent_app_number] => 12/084556 [patent_app_country] => US [patent_app_date] => 2006-11-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 18 [patent_no_of_words] => 10130 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 235 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/688/07688614.pdf [firstpage_image] =>[orig_patent_app_number] => 12084556 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4942930 [patent_doc_number] => 20080080255 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-04-03 [patent_title] => 'Dual Voltage Flash Memory Card' [patent_app_type] => utility [patent_app_number] => 11/537232 [patent_app_country] => US [patent_app_date] => 2006-09-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 6024 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0080/20080080255.pdf [firstpage_image] =>[orig_patent_app_number] => 11537232 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4942929 [patent_doc_number] => 20080080254 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-04-03 [patent_title] => 'Dual Voltage Flash Memory Methods' [patent_app_type] => utility [patent_app_number] => 11/537214 [patent_app_country] => US [patent_app_date] => 2006-09-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 6025 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0080/20080080254.pdf [firstpage_image] =>[orig_patent_app_number] => 11537214 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4691172 [patent_doc_number] => 20080083942 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-04-10 [patent_title] => 'Single-Poly Non-Volatile Memory Cell' [patent_app_type] => utility [patent_app_number] => 11/536524 [patent_app_country] => US [patent_app_date] => 2006-09-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 2889 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0083/20080083942.pdf [firstpage_image] =>[orig_patent_app_number] => 11536524 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 323706 [patent_doc_number] => 07518947 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-04-14 [patent_title] => 'Self-timed memory having common timing control circuit and method therefor' [patent_app_type] => utility [patent_app_number] => 11/536136 [patent_app_country] => US [patent_app_date] => 2006-09-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 9 [patent_no_of_words] => 6686 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 124 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/518/07518947.pdf [firstpage_image] =>[orig_patent_app_number] => 11536136 [rel_patent_id] =>[rel_patent_doc_number] =>)