Sang H. Nguyen

Array ( [id] => 811806 [patent_doc_number] => 07417903 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-08-26 [patent_title] => 'Core voltage generator and method for generating core voltage in semiconductor memory device' [patent_app_type] => utility [patent_app_number] => 11/478086 [patent_app_country] => US [patent_app_date] => 2006-06-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 6 [patent_no_of_words] => 3024 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 94 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/417/07417903.pdf [firstpage_image] =>[orig_patent_app_number] => 11478086 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5240983 [patent_doc_number] => 20070019474 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-01-25 [patent_title] => 'Methods/circuits for programming flash memory devices using overlapping bit line setup and word line enable intervals' [patent_app_type] => utility [patent_app_number] => 11/480236 [patent_app_country] => US [patent_app_date] => 2006-06-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 5690 [patent_no_of_claims] => 28 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0019/20070019474.pdf [firstpage_image] =>[orig_patent_app_number] => 11480236 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4969842 [patent_doc_number] => 20070109844 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-05-17 [patent_title] => 'Semiconductor memory device and method for driving semiconductor memory device' [patent_app_type] => utility [patent_app_number] => 11/476878 [patent_app_country] => US [patent_app_date] => 2006-06-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 21 [patent_figures_cnt] => 21 [patent_no_of_words] => 11923 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0109/20070109844.pdf [firstpage_image] =>[orig_patent_app_number] => 11476878 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5170362 [patent_doc_number] => 20070070793 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-03-29 [patent_title] => 'Semiconductor memory device' [patent_app_type] => utility [patent_app_number] => 11/479348 [patent_app_country] => US [patent_app_date] => 2006-06-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 7312 [patent_no_of_claims] => 45 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0070/20070070793.pdf [firstpage_image] =>[orig_patent_app_number] => 11479348 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5604090 [patent_doc_number] => 20060294437 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-12-28 [patent_title] => 'POINT-OF-LOAD POWER CONDITIONING FOR MEMORY MODULES' [patent_app_type] => utility [patent_app_number] => 11/425978 [patent_app_country] => US [patent_app_date] => 2006-06-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 6195 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0294/20060294437.pdf [firstpage_image] =>[orig_patent_app_number] => 11425978 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 312087 [patent_doc_number] => 07529123 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-05-05 [patent_title] => 'Method of operating a multi-terminal electronic device' [patent_app_type] => utility [patent_app_number] => 11/451740 [patent_app_country] => US [patent_app_date] => 2006-06-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 14 [patent_no_of_words] => 14267 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 123 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/529/07529123.pdf [firstpage_image] =>[orig_patent_app_number] => 11451740 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4521197 [patent_doc_number] => 07933153 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-04-26 [patent_title] => 'Method for extracting the distribution of charge stored in a semiconductor device' [patent_app_type] => utility [patent_app_number] => 11/916796 [patent_app_country] => US [patent_app_date] => 2006-06-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 23 [patent_figures_cnt] => 25 [patent_no_of_words] => 12242 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 146 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/933/07933153.pdf [firstpage_image] =>[orig_patent_app_number] => 11916796 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 161387 [patent_doc_number] => 07675806 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-03-09 [patent_title] => 'Low voltage memory device and method thereof' [patent_app_type] => utility [patent_app_number] => 11/435942 [patent_app_country] => US [patent_app_date] => 2006-05-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 4 [patent_no_of_words] => 5068 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 149 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/675/07675806.pdf [firstpage_image] =>[orig_patent_app_number] => 11435942 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5408692 [patent_doc_number] => 20090122590 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-05-14 [patent_title] => 'CONTROL OF A MEMORY MATRIX WITH RESISTANCE HYSTERESIS ELEMENTS' [patent_app_type] => utility [patent_app_number] => 11/817754 [patent_app_country] => US [patent_app_date] => 2006-03-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 9894 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0122/20090122590.pdf [firstpage_image] =>[orig_patent_app_number] => 11817754 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5277058 [patent_doc_number] => 20090129190 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-05-21 [patent_title] => 'DRIVING A MEMORY MATRIX OF RESISTANCE HYSTERESIS ELEMENTS' [patent_app_type] => utility [patent_app_number] => 11/817715 [patent_app_country] => US [patent_app_date] => 2006-02-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 9398 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0129/20090129190.pdf [firstpage_image] =>[orig_patent_app_number] => 11817715 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 346167 [patent_doc_number] => 07499359 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-03-03 [patent_title] => 'Temperature sensor instruction signal generator and semiconductor memory device having the same' [patent_app_type] => utility [patent_app_number] => 11/354125 [patent_app_country] => US [patent_app_date] => 2006-02-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 5001 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 96 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/499/07499359.pdf [firstpage_image] =>[orig_patent_app_number] => 11354125 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5335761 [patent_doc_number] => 20090052225 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-02-26 [patent_title] => 'Nonvolatile Semiconductor Memory Device' [patent_app_type] => utility [patent_app_number] => 11/795820 [patent_app_country] => US [patent_app_date] => 2006-01-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 5078 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0052/20090052225.pdf [firstpage_image] =>[orig_patent_app_number] => 11795820 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5277008 [patent_doc_number] => 20090129140 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-05-21 [patent_title] => 'Nonvolatile Semiconductor Storage Device and Method for Operating Same' [patent_app_type] => utility [patent_app_number] => 11/883552 [patent_app_country] => US [patent_app_date] => 2006-01-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 36 [patent_figures_cnt] => 36 [patent_no_of_words] => 15011 [patent_no_of_claims] => 52 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0129/20090129140.pdf [firstpage_image] =>[orig_patent_app_number] => 11883552 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5008635 [patent_doc_number] => 20070279112 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-12-06 [patent_title] => 'Semiconductor Memory' [patent_app_type] => utility [patent_app_number] => 10/589428 [patent_app_country] => US [patent_app_date] => 2005-02-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 20 [patent_figures_cnt] => 20 [patent_no_of_words] => 14930 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0279/20070279112.pdf [firstpage_image] =>[orig_patent_app_number] => 10589428 [rel_patent_id] =>[rel_patent_doc_number] =>)