
Santiago Garcia
Examiner (ID: 18710, Phone: (571)270-5182 , Office: P/2632 )
| Most Active Art Unit | 2632 |
| Art Unit(s) | 2632, 2661, 2611, 2668, 2634, 2673, 2633 |
| Total Applications | 1110 |
| Issued Applications | 950 |
| Pending Applications | 65 |
| Abandoned Applications | 117 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 10878169
[patent_doc_number] => 08902963
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-12-02
[patent_title] => 'Methods and apparatus for determining threshold of one or more DFE transition latches based on incoming data eye'
[patent_app_type] => utility
[patent_app_number] => 11/864110
[patent_app_country] => US
[patent_app_date] => 2007-09-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 5775
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 111
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 11864110
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/864110 | Methods and apparatus for determining threshold of one or more DFE transition latches based on incoming data eye | Sep 27, 2007 | Issued |
Array
(
[id] => 4508385
[patent_doc_number] => 07920664
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-04-05
[patent_title] => 'Clock synchronization circuit'
[patent_app_type] => utility
[patent_app_number] => 11/864042
[patent_app_country] => US
[patent_app_date] => 2007-09-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 8
[patent_no_of_words] => 3945
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 101
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/920/07920664.pdf
[firstpage_image] =>[orig_patent_app_number] => 11864042
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/864042 | Clock synchronization circuit | Sep 27, 2007 | Issued |
Array
(
[id] => 9924992
[patent_doc_number] => 08982969
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-03-17
[patent_title] => 'Method and system for CQI/PMI feedback for precoded MIMO systems utilizing differential codebooks'
[patent_app_type] => utility
[patent_app_number] => 11/864672
[patent_app_country] => US
[patent_app_date] => 2007-09-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 8776
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 121
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 11864672
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/864672 | Method and system for CQI/PMI feedback for precoded MIMO systems utilizing differential codebooks | Sep 27, 2007 | Issued |
Array
(
[id] => 8666229
[patent_doc_number] => 08379698
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-02-19
[patent_title] => 'Wireless frequency-domain multi-channel communications'
[patent_app_type] => utility
[patent_app_number] => 12/517742
[patent_app_country] => US
[patent_app_date] => 2007-09-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 13
[patent_no_of_words] => 4821
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 161
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12517742
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/517742 | Wireless frequency-domain multi-channel communications | Sep 24, 2007 | Issued |
Array
(
[id] => 5507334
[patent_doc_number] => 20090080541
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-03-26
[patent_title] => 'METHOD AND SYSTEM FOR TRANSMISSION AND/OR RECEPTION OF SIGNALS UTILIZING A DELAY CIRCUIT AND DDFS'
[patent_app_type] => utility
[patent_app_number] => 11/860128
[patent_app_country] => US
[patent_app_date] => 2007-09-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 5537
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0080/20090080541.pdf
[firstpage_image] =>[orig_patent_app_number] => 11860128
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/860128 | Method and system for transmission and/or reception of signals utilizing a delay circuit and DDFS | Sep 23, 2007 | Issued |
Array
(
[id] => 8622536
[patent_doc_number] => 08355454
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-01-15
[patent_title] => 'Reception device, reception method and integrated circuit'
[patent_app_type] => utility
[patent_app_number] => 12/306775
[patent_app_country] => US
[patent_app_date] => 2007-07-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 16
[patent_no_of_words] => 11694
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 170
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12306775
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/306775 | Reception device, reception method and integrated circuit | Jul 30, 2007 | Issued |
Array
(
[id] => 5479027
[patent_doc_number] => 20090201984
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-08-13
[patent_title] => 'BANDWIDTH ASYMMETRIC COMMUNICATION SYSTEM'
[patent_app_type] => utility
[patent_app_number] => 12/306270
[patent_app_country] => US
[patent_app_date] => 2007-06-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 11296
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 8
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0201/20090201984.pdf
[firstpage_image] =>[orig_patent_app_number] => 12306270
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/306270 | BANDWIDTH ASYMMETRIC COMMUNICATION SYSTEM | Jun 20, 2007 | Abandoned |
Array
(
[id] => 5532446
[patent_doc_number] => 20090232234
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-09-17
[patent_title] => 'BANDWIDTH ASYMMETRIC COMMUNICATION SYSTEM'
[patent_app_type] => utility
[patent_app_number] => 12/306280
[patent_app_country] => US
[patent_app_date] => 2007-06-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 23
[patent_figures_cnt] => 23
[patent_no_of_words] => 20332
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0232/20090232234.pdf
[firstpage_image] =>[orig_patent_app_number] => 12306280
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/306280 | BANDWIDTH ASYMMETRIC COMMUNICATION SYSTEM | Jun 14, 2007 | Abandoned |
Array
(
[id] => 4620685
[patent_doc_number] => 08000412
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2011-08-16
[patent_title] => 'Low power serial link'
[patent_app_type] => utility
[patent_app_number] => 11/756139
[patent_app_country] => US
[patent_app_date] => 2007-05-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 13
[patent_no_of_words] => 3836
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 99
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/000/08000412.pdf
[firstpage_image] =>[orig_patent_app_number] => 11756139
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/756139 | Low power serial link | May 30, 2007 | Issued |
Array
(
[id] => 4709952
[patent_doc_number] => 20080298478
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-12-04
[patent_title] => 'SCALABLE VLSI ARCHITECTURE FOR K-BEST BREADTH-FIRST DECODING'
[patent_app_type] => utility
[patent_app_number] => 11/756408
[patent_app_country] => US
[patent_app_date] => 2007-05-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 4889
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0298/20080298478.pdf
[firstpage_image] =>[orig_patent_app_number] => 11756408
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/756408 | Scalable VLSI architecture for K-best breadth-first decoding | May 30, 2007 | Issued |
Array
(
[id] => 4709951
[patent_doc_number] => 20080298477
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-12-04
[patent_title] => 'DATA TRANSMISSION IN A FREQUENCY DIVISION MULTIPLE ACCESS COMMUNICATION SYSTEM'
[patent_app_type] => utility
[patent_app_number] => 11/756034
[patent_app_country] => US
[patent_app_date] => 2007-05-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 6452
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0298/20080298477.pdf
[firstpage_image] =>[orig_patent_app_number] => 11756034
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/756034 | Data transmission in a frequency division multiple access communication system | May 30, 2007 | Issued |
Array
(
[id] => 4709928
[patent_doc_number] => 20080298454
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-12-04
[patent_title] => 'Pulse Width Modulator Using Interpolator'
[patent_app_type] => utility
[patent_app_number] => 11/756404
[patent_app_country] => US
[patent_app_date] => 2007-05-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 4980
[patent_no_of_claims] => 29
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0298/20080298454.pdf
[firstpage_image] =>[orig_patent_app_number] => 11756404
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/756404 | Pulse width modulator using interpolator | May 30, 2007 | Issued |
Array
(
[id] => 4709987
[patent_doc_number] => 20080298513
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-12-04
[patent_title] => 'Adaptive Sliding Block Viterbi Decoder'
[patent_app_type] => utility
[patent_app_number] => 11/755890
[patent_app_country] => US
[patent_app_date] => 2007-05-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3357
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0298/20080298513.pdf
[firstpage_image] =>[orig_patent_app_number] => 11755890
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/755890 | Adaptive sliding block Viterbi decoder | May 30, 2007 | Issued |
Array
(
[id] => 4709974
[patent_doc_number] => 20080298500
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-12-04
[patent_title] => 'SYSTEMS, APPARATUS, AND METHODS FOR PERFORMING DIGITAL PRE-DISTORTION WITH FEEDBACK SIGNAL ADJUSTMENT'
[patent_app_type] => utility
[patent_app_number] => 11/755960
[patent_app_country] => US
[patent_app_date] => 2007-05-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 16179
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0298/20080298500.pdf
[firstpage_image] =>[orig_patent_app_number] => 11755960
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/755960 | Systems, apparatus, and methods for performing digital pre-distortion with feedback signal adjustment | May 30, 2007 | Issued |
Array
(
[id] => 4448080
[patent_doc_number] => 07864830
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-01-04
[patent_title] => 'Cognitive UWB system and cognitive UWB data communication method'
[patent_app_type] => utility
[patent_app_number] => 11/755789
[patent_app_country] => US
[patent_app_date] => 2007-05-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 5038
[patent_no_of_claims] => 1
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 377
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/864/07864830.pdf
[firstpage_image] =>[orig_patent_app_number] => 11755789
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/755789 | Cognitive UWB system and cognitive UWB data communication method | May 30, 2007 | Issued |
Array
(
[id] => 4709984
[patent_doc_number] => 20080298510
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-12-04
[patent_title] => 'Memory-Saving Method for Generating Soft Bit Values from an OFDM Signal'
[patent_app_type] => utility
[patent_app_number] => 11/755887
[patent_app_country] => US
[patent_app_date] => 2007-05-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 6670
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0298/20080298510.pdf
[firstpage_image] =>[orig_patent_app_number] => 11755887
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/755887 | Memory-saving method for generating soft bit values from an OFDM signal | May 30, 2007 | Issued |
Array
(
[id] => 4709967
[patent_doc_number] => 20080298493
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-12-04
[patent_title] => 'N-CANDIDATE DEPTH-FIRST DECODING'
[patent_app_type] => utility
[patent_app_number] => 11/756368
[patent_app_country] => US
[patent_app_date] => 2007-05-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 3821
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0298/20080298493.pdf
[firstpage_image] =>[orig_patent_app_number] => 11756368
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/756368 | N-CANDIDATE DEPTH-FIRST DECODING | May 30, 2007 | Abandoned |
Array
(
[id] => 8448024
[patent_doc_number] => 08290083
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-10-16
[patent_title] => 'Quadrature imbalance mitigation using unbiased training sequences'
[patent_app_type] => utility
[patent_app_number] => 11/755719
[patent_app_country] => US
[patent_app_date] => 2007-05-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 16
[patent_no_of_words] => 12449
[patent_no_of_claims] => 67
[patent_no_of_ind_claims] => 10
[patent_words_short_claim] => 147
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 11755719
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/755719 | Quadrature imbalance mitigation using unbiased training sequences | May 29, 2007 | Issued |
Array
(
[id] => 4738870
[patent_doc_number] => 20080232522
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-09-25
[patent_title] => 'Method and System for Integration of Bluetooth and FM Local Oscillator Generation into a Single Unit Using a DDFS'
[patent_app_type] => utility
[patent_app_number] => 11/754460
[patent_app_country] => US
[patent_app_date] => 2007-05-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 7816
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0232/20080232522.pdf
[firstpage_image] =>[orig_patent_app_number] => 11754460
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/754460 | Method and System for Integration of Bluetooth and FM Local Oscillator Generation into a Single Unit Using a DDFS | May 28, 2007 | Abandoned |
Array
(
[id] => 6290433
[patent_doc_number] => 20100239048
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-09-23
[patent_title] => 'METHOD AND APPARATUS FOR IMPROVING THROUGHPUT AND ERROR PERFORMANCE OF RATELESS CODING SYSTEMS'
[patent_app_type] => utility
[patent_app_number] => 12/451273
[patent_app_country] => US
[patent_app_date] => 2007-05-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 7398
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0239/20100239048.pdf
[firstpage_image] =>[orig_patent_app_number] => 12451273
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/451273 | Method and apparatus for improving throughput and error performance of rateless coding systems | May 2, 2007 | Issued |