Sara Elizabeth Townsley

Array ( [id] => 2798396 [patent_doc_number] => 05142663 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1992-08-25 [patent_title] => 'Method for memory management within a document history log in a data processing system' [patent_app_type] => 1 [patent_app_number] => 7/484701 [patent_app_country] => US [patent_app_date] => 1990-02-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 3237 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 98 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/142/05142663.pdf [firstpage_image] =>[orig_patent_app_number] => 484701 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2840349 [patent_doc_number] => 05128885 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1992-07-07 [patent_title] => 'Method for automatic generation of document history log exception reports in a data processing system' [patent_app_type] => 1 [patent_app_number] => 7/484704 [patent_app_country] => US [patent_app_date] => 1990-02-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 2811 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 145 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/128/05128885.pdf [firstpage_image] =>[orig_patent_app_number] => 484704 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2864598 [patent_doc_number] => 05127014 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1992-06-30 [patent_title] => 'Dram on-chip error correction/detection' [patent_app_type] => 1 [patent_app_number] => 7/479781 [patent_app_country] => US [patent_app_date] => 1990-02-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 5229 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 103 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/127/05127014.pdf [firstpage_image] =>[orig_patent_app_number] => 479781 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2763734 [patent_doc_number] => RE034100 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1992-10-13 [patent_title] => 'Data error correction system' [patent_app_type] => 2 [patent_app_number] => 7/473884 [patent_app_country] => US [patent_app_date] => 1990-02-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 8409 [patent_no_of_claims] => 31 [patent_no_of_ind_claims] => 25 [patent_words_short_claim] => 399 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/RE/034/RE034100.pdf [firstpage_image] =>[orig_patent_app_number] => 473884 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2905357 [patent_doc_number] => 05210863 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1993-05-11 [patent_title] => 'Multi-processor system for detecting a malfunction of a dual port memory' [patent_app_type] => 1 [patent_app_number] => 7/473818 [patent_app_country] => US [patent_app_date] => 1990-02-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 3196 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 64 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/210/05210863.pdf [firstpage_image] =>[orig_patent_app_number] => 473818 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2889072 [patent_doc_number] => 05185884 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1993-02-09 [patent_title] => 'Computer controlled optimized pairing of disk units' [patent_app_type] => 1 [patent_app_number] => 7/469611 [patent_app_country] => US [patent_app_date] => 1990-01-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 17 [patent_no_of_words] => 6953 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 106 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/185/05185884.pdf [firstpage_image] =>[orig_patent_app_number] => 469611 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2708854 [patent_doc_number] => 04989206 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1991-01-29 [patent_title] => 'Disk drive memory' [patent_app_type] => 1 [patent_app_number] => 7/463512 [patent_app_country] => US [patent_app_date] => 1990-01-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 7620 [patent_no_of_claims] => 58 [patent_no_of_ind_claims] => 10 [patent_words_short_claim] => 116 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/989/04989206.pdf [firstpage_image] =>[orig_patent_app_number] => 463512 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2708834 [patent_doc_number] => 04989205 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1991-01-29 [patent_title] => 'Disk drive memory' [patent_app_type] => 1 [patent_app_number] => 7/463591 [patent_app_country] => US [patent_app_date] => 1990-01-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 7621 [patent_no_of_claims] => 36 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 154 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/989/04989205.pdf [firstpage_image] =>[orig_patent_app_number] => 463591 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2834430 [patent_doc_number] => 05170401 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1992-12-08 [patent_title] => 'High integrity single transmission line communication system for critical aviation information' [patent_app_type] => 1 [patent_app_number] => 7/463941 [patent_app_country] => US [patent_app_date] => 1990-01-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 3 [patent_no_of_words] => 3240 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 160 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/170/05170401.pdf [firstpage_image] =>[orig_patent_app_number] => 463941 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2814257 [patent_doc_number] => 05124989 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1992-06-23 [patent_title] => 'Method of debugging a computer program' [patent_app_type] => 1 [patent_app_number] => 7/462500 [patent_app_country] => US [patent_app_date] => 1990-01-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 5648 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 49 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/124/05124989.pdf [firstpage_image] =>[orig_patent_app_number] => 462500 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2860127 [patent_doc_number] => 05105425 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1992-04-14 [patent_title] => 'Adaptive or fault tolerant full wafer nonvolatile memory' [patent_app_type] => 1 [patent_app_number] => 7/458932 [patent_app_country] => US [patent_app_date] => 1989-12-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 7 [patent_no_of_words] => 6343 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 123 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/105/05105425.pdf [firstpage_image] =>[orig_patent_app_number] => 458932 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2860145 [patent_doc_number] => 05105426 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1992-04-14 [patent_title] => 'Device for detecting the position of broken line in a series controller' [patent_app_type] => 1 [patent_app_number] => 7/457792 [patent_app_country] => US [patent_app_date] => 1989-12-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 42 [patent_no_of_words] => 6546 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 283 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/105/05105426.pdf [firstpage_image] =>[orig_patent_app_number] => 457792 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2801739 [patent_doc_number] => 05136590 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1992-08-04 [patent_title] => 'Kernel testing interface and method for automating diagnostics of microprocessor-based systems' [patent_app_type] => 1 [patent_app_number] => 7/441093 [patent_app_country] => US [patent_app_date] => 1989-11-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 11345 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 120 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/136/05136590.pdf [firstpage_image] =>[orig_patent_app_number] => 441093 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2811083 [patent_doc_number] => 05140593 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1992-08-18 [patent_title] => 'Method of checking test program in duplex processing apparatus' [patent_app_type] => 1 [patent_app_number] => 7/434772 [patent_app_country] => US [patent_app_date] => 1989-11-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 5 [patent_no_of_words] => 2223 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 151 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/140/05140593.pdf [firstpage_image] =>[orig_patent_app_number] => 434772 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2800152 [patent_doc_number] => 05101492 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1992-03-31 [patent_title] => 'Data redundancy and recovery protection' [patent_app_type] => 1 [patent_app_number] => 7/431741 [patent_app_country] => US [patent_app_date] => 1989-11-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 20 [patent_figures_cnt] => 26 [patent_no_of_words] => 12382 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 197 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/101/05101492.pdf [firstpage_image] =>[orig_patent_app_number] => 431741 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2801722 [patent_doc_number] => 05136589 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1992-08-04 [patent_title] => 'Apparatus for using duplex transmission line in network' [patent_app_type] => 1 [patent_app_number] => 7/429543 [patent_app_country] => US [patent_app_date] => 1989-10-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 9 [patent_no_of_words] => 1981 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 222 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/136/05136589.pdf [firstpage_image] =>[orig_patent_app_number] => 429543 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2835662 [patent_doc_number] => 05117352 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1992-05-26 [patent_title] => 'Mechanism for fail-over notification' [patent_app_type] => 1 [patent_app_number] => 7/424903 [patent_app_country] => US [patent_app_date] => 1989-10-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 8 [patent_no_of_words] => 8655 [patent_no_of_claims] => 57 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 326 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/117/05117352.pdf [firstpage_image] =>[orig_patent_app_number] => 424903 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2881185 [patent_doc_number] => 05163052 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1992-11-10 [patent_title] => 'High reliability computer diagnostics system' [patent_app_type] => 1 [patent_app_number] => 7/420862 [patent_app_country] => US [patent_app_date] => 1989-10-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 1928 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 222 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/163/05163052.pdf [firstpage_image] =>[orig_patent_app_number] => 420862 [rel_patent_id] =>[rel_patent_doc_number] =>)