Sara Elizabeth Townsley

Array ( [id] => 2644514 [patent_doc_number] => 04953167 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1990-08-28 [patent_title] => 'Data bus enable verification logic' [patent_app_type] => 1 [patent_app_number] => 7/244190 [patent_app_country] => US [patent_app_date] => 1988-09-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 2556 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 130 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/953/04953167.pdf [firstpage_image] =>[orig_patent_app_number] => 244190 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2656083 [patent_doc_number] => 04980888 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1990-12-25 [patent_title] => 'Memory testing system' [patent_app_type] => 1 [patent_app_number] => 7/243463 [patent_app_country] => US [patent_app_date] => 1988-09-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 3756 [patent_no_of_claims] => 28 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 123 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/980/04980888.pdf [firstpage_image] =>[orig_patent_app_number] => 243463 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2716800 [patent_doc_number] => 04993027 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1991-02-12 [patent_title] => 'Method and apparatus for determining microprocessor kernal faults' [patent_app_type] => 1 [patent_app_number] => 7/242685 [patent_app_country] => US [patent_app_date] => 1988-09-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 5840 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 26 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/993/04993027.pdf [firstpage_image] =>[orig_patent_app_number] => 242685 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2572748 [patent_doc_number] => 04945536 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1990-07-31 [patent_title] => 'Method and apparatus for testing digital systems' [patent_app_type] => 1 [patent_app_number] => 7/242244 [patent_app_country] => US [patent_app_date] => 1988-09-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 10 [patent_no_of_words] => 7366 [patent_no_of_claims] => 30 [patent_no_of_ind_claims] => 10 [patent_words_short_claim] => 98 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/945/04945536.pdf [firstpage_image] =>[orig_patent_app_number] => 242244 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2716818 [patent_doc_number] => 04993028 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1991-02-12 [patent_title] => 'Error detection and correction coding' [patent_app_type] => 1 [patent_app_number] => 7/241921 [patent_app_country] => US [patent_app_date] => 1988-09-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 2574 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 229 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/993/04993028.pdf [firstpage_image] =>[orig_patent_app_number] => 241921 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2579663 [patent_doc_number] => 04901320 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1990-02-13 [patent_title] => 'Self-correcting semiconductor memory device and microcomputer incorporating the same' [patent_app_type] => 1 [patent_app_number] => 7/238811 [patent_app_country] => US [patent_app_date] => 1988-08-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 10 [patent_no_of_words] => 8763 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 185 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/901/04901320.pdf [firstpage_image] =>[orig_patent_app_number] => 238811 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2603305 [patent_doc_number] => 04918695 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1990-04-17 [patent_title] => 'Failure detection for partial write operations for memories' [patent_app_type] => 1 [patent_app_number] => 7/238083 [patent_app_country] => US [patent_app_date] => 1988-08-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 4 [patent_no_of_words] => 2499 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 115 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/918/04918695.pdf [firstpage_image] =>[orig_patent_app_number] => 238083 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2609084 [patent_doc_number] => 04965883 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1990-10-23 [patent_title] => 'Method and apparatus for transmitting and receiving characters using a balanced weight error correcting code' [patent_app_type] => 1 [patent_app_number] => 7/235870 [patent_app_country] => US [patent_app_date] => 1988-08-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 11 [patent_no_of_words] => 6897 [patent_no_of_claims] => 42 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 58 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/965/04965883.pdf [firstpage_image] =>[orig_patent_app_number] => 235870 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2558042 [patent_doc_number] => 04853365 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1989-08-01 [patent_title] => 'Thermal dye transfer-dye receptor construction' [patent_app_type] => 1 [patent_app_number] => 7/213523 [patent_app_country] => US [patent_app_date] => 1988-08-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 4607 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 98 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/853/04853365.pdf [firstpage_image] =>[orig_patent_app_number] => 213523 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2558042 [patent_doc_number] => 04853365 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1989-08-01 [patent_title] => 'Thermal dye transfer-dye receptor construction' [patent_app_type] => 1 [patent_app_number] => 7/213523 [patent_app_country] => US [patent_app_date] => 1988-08-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 4607 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 98 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/853/04853365.pdf [firstpage_image] =>[orig_patent_app_number] => 213523 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2572730 [patent_doc_number] => 04945535 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1990-07-31 [patent_title] => 'Information processing unit' [patent_app_type] => 1 [patent_app_number] => 7/234433 [patent_app_country] => US [patent_app_date] => 1988-08-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 9 [patent_no_of_words] => 4536 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 147 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/945/04945535.pdf [firstpage_image] =>[orig_patent_app_number] => 234433 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2608968 [patent_doc_number] => 04922493 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1990-05-01 [patent_title] => 'Error detection and correction circuit' [patent_app_type] => 1 [patent_app_number] => 7/232191 [patent_app_country] => US [patent_app_date] => 1988-08-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 8 [patent_no_of_words] => 2510 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 156 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/922/04922493.pdf [firstpage_image] =>[orig_patent_app_number] => 232191 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2653184 [patent_doc_number] => 04939735 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1990-07-03 [patent_title] => 'Information handling system having serial channel to control unit link' [patent_app_type] => 1 [patent_app_number] => 7/222679 [patent_app_country] => US [patent_app_date] => 1988-07-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 7 [patent_no_of_words] => 5129 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 344 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/939/04939735.pdf [firstpage_image] =>[orig_patent_app_number] => 222679 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2678905 [patent_doc_number] => 04999838 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1991-03-12 [patent_title] => 'Failure recovery informing arrangement with simplified hardware in a data processing system' [patent_app_type] => 1 [patent_app_number] => 7/221553 [patent_app_country] => US [patent_app_date] => 1988-07-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 3085 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 245 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/999/04999838.pdf [firstpage_image] =>[orig_patent_app_number] => 221553 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2653128 [patent_doc_number] => 04939732 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1990-07-03 [patent_title] => 'Method and system for checking errors of signal being transferred through transmission line' [patent_app_type] => 1 [patent_app_number] => 7/251212 [patent_app_country] => US [patent_app_date] => 1988-07-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 19 [patent_no_of_words] => 6796 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 200 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/939/04939732.pdf [firstpage_image] =>[orig_patent_app_number] => 251212 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2717628 [patent_doc_number] => 04982401 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1991-01-01 [patent_title] => 'Method and apparatus for detecting transmission errors in cordless telephones' [patent_app_type] => 1 [patent_app_number] => 7/215740 [patent_app_country] => US [patent_app_date] => 1988-07-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 10 [patent_no_of_words] => 4983 [patent_no_of_claims] => 32 [patent_no_of_ind_claims] => 10 [patent_words_short_claim] => 93 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/982/04982401.pdf [firstpage_image] =>[orig_patent_app_number] => 215740 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2558042 [patent_doc_number] => 04853365 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1989-08-01 [patent_title] => 'Thermal dye transfer-dye receptor construction' [patent_app_type] => 1 [patent_app_number] => 7/213523 [patent_app_country] => US [patent_app_date] => 1988-08-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 4607 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 98 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/853/04853365.pdf [firstpage_image] =>[orig_patent_app_number] => 213523 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2558042 [patent_doc_number] => 04853365 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1989-08-01 [patent_title] => 'Thermal dye transfer-dye receptor construction' [patent_app_type] => 1 [patent_app_number] => 7/213523 [patent_app_country] => US [patent_app_date] => 1988-08-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 4607 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 98 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/853/04853365.pdf [firstpage_image] =>[orig_patent_app_number] => 213523 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2719472 [patent_doc_number] => 05042036 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1991-08-20 [patent_title] => 'Process for realizing the Viterbi-algorithm by means of parallel working structures' [patent_app_type] => 1 [patent_app_number] => 7/213166 [patent_app_country] => US [patent_app_date] => 1988-06-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 14 [patent_no_of_words] => 3359 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 164 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/042/05042036.pdf [firstpage_image] =>[orig_patent_app_number] => 213166 [rel_patent_id] =>[rel_patent_doc_number] =>)