Sara Elizabeth Townsley

Array ( [id] => 2452933 [patent_doc_number] => 04757505 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1988-07-12 [patent_title] => 'Computer power system' [patent_app_type] => 1 [patent_app_number] => 6/857850 [patent_app_country] => US [patent_app_date] => 1986-04-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 4913 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 212 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/757/04757505.pdf [firstpage_image] =>[orig_patent_app_number] => 857850 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2460405 [patent_doc_number] => 04733394 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1988-03-22 [patent_title] => 'Electrically programmable semiconductor memory showing redundance' [patent_app_type] => 1 [patent_app_number] => 6/855141 [patent_app_country] => US [patent_app_date] => 1986-04-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 1 [patent_no_of_words] => 2328 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 131 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/733/04733394.pdf [firstpage_image] =>[orig_patent_app_number] => 855141 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2566125 [patent_doc_number] => 04809278 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1989-02-28 [patent_title] => 'Specialized parity detection system for wide memory structure' [patent_app_type] => 1 [patent_app_number] => 6/854232 [patent_app_country] => US [patent_app_date] => 1986-04-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 2 [patent_no_of_words] => 2368 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 359 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/809/04809278.pdf [firstpage_image] =>[orig_patent_app_number] => 854232 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2421614 [patent_doc_number] => 04726021 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1988-02-16 [patent_title] => 'Semiconductor memory having error correcting means' [patent_app_type] => 1 [patent_app_number] => 6/853230 [patent_app_country] => US [patent_app_date] => 1986-04-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 21 [patent_figures_cnt] => 23 [patent_no_of_words] => 8619 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 108 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/726/04726021.pdf [firstpage_image] =>[orig_patent_app_number] => 853230 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2359116 [patent_doc_number] => 04715035 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1987-12-22 [patent_title] => 'Method for the simulation of an error in a logic circuit and a circuit arrangement for implementation of the method' [patent_app_type] => 1 [patent_app_number] => 6/852661 [patent_app_country] => US [patent_app_date] => 1986-04-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 16 [patent_no_of_words] => 5144 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 135 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/715/04715035.pdf [firstpage_image] =>[orig_patent_app_number] => 852661 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2423318 [patent_doc_number] => 04744085 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1988-05-10 [patent_title] => 'Data processing device' [patent_app_type] => 1 [patent_app_number] => 6/851130 [patent_app_country] => US [patent_app_date] => 1986-04-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 19 [patent_no_of_words] => 3656 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 88 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/744/04744085.pdf [firstpage_image] =>[orig_patent_app_number] => 851130 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2391566 [patent_doc_number] => 04789985 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1988-12-06 [patent_title] => 'Document processing apparatus having fauet detection capabilities' [patent_app_type] => 1 [patent_app_number] => 6/850931 [patent_app_country] => US [patent_app_date] => 1986-04-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 6 [patent_no_of_words] => 3900 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 235 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/789/04789985.pdf [firstpage_image] =>[orig_patent_app_number] => 850931 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2388952 [patent_doc_number] => 04752927 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1988-06-21 [patent_title] => 'Synchronous changeover' [patent_app_type] => 1 [patent_app_number] => 6/850000 [patent_app_country] => US [patent_app_date] => 1986-04-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 4 [patent_no_of_words] => 2607 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 77 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/752/04752927.pdf [firstpage_image] =>[orig_patent_app_number] => 850000 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2390495 [patent_doc_number] => 04720829 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1988-01-19 [patent_title] => 'Error control encoding system' [patent_app_type] => 1 [patent_app_number] => 6/848112 [patent_app_country] => US [patent_app_date] => 1986-04-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 16 [patent_no_of_words] => 4872 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 248 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/720/04720829.pdf [firstpage_image] =>[orig_patent_app_number] => 848112 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2393237 [patent_doc_number] => 04709367 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1987-11-24 [patent_title] => 'Method and apparatus for distinguishing between diskettes in a diskette drive' [patent_app_type] => 1 [patent_app_number] => 6/846340 [patent_app_country] => US [patent_app_date] => 1986-03-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 6 [patent_no_of_words] => 3866 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 82 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/709/04709367.pdf [firstpage_image] =>[orig_patent_app_number] => 846340 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2452247 [patent_doc_number] => 04779275 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1988-10-18 [patent_title] => 'Synchronization circuit for digital communication systems' [patent_app_type] => 1 [patent_app_number] => 6/846451 [patent_app_country] => US [patent_app_date] => 1986-03-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 2832 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 160 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/779/04779275.pdf [firstpage_image] =>[orig_patent_app_number] => 846451 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2421667 [patent_doc_number] => 04726024 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1988-02-16 [patent_title] => 'Fail safe architecture for a computer system' [patent_app_type] => 1 [patent_app_number] => 6/846159 [patent_app_country] => US [patent_app_date] => 1986-03-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 14 [patent_no_of_words] => 10633 [patent_no_of_claims] => 32 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 200 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/726/04726024.pdf [firstpage_image] =>[orig_patent_app_number] => 846159 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2333247 [patent_doc_number] => 04698809 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1987-10-06 [patent_title] => 'Method and apparatus for the channelized serial transmission of redundantly encoded binary data' [patent_app_type] => 1 [patent_app_number] => 6/846440 [patent_app_country] => US [patent_app_date] => 1986-03-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 5804 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 108 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/698/04698809.pdf [firstpage_image] =>[orig_patent_app_number] => 846440 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2424461 [patent_doc_number] => 04747103 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1988-05-24 [patent_title] => 'Signal processing apparatus for correcting decoding errors' [patent_app_type] => 1 [patent_app_number] => 6/841771 [patent_app_country] => US [patent_app_date] => 1986-03-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 21 [patent_figures_cnt] => 23 [patent_no_of_words] => 14498 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 70 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/747/04747103.pdf [firstpage_image] =>[orig_patent_app_number] => 841771 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2340958 [patent_doc_number] => 04701916 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1987-10-20 [patent_title] => 'Digital integrated circuit with multi-mode register' [patent_app_type] => 1 [patent_app_number] => 6/840602 [patent_app_country] => US [patent_app_date] => 1986-03-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 3040 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 120 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/701/04701916.pdf [firstpage_image] =>[orig_patent_app_number] => 840602 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2347086 [patent_doc_number] => 04713815 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1987-12-15 [patent_title] => 'Automatic fault location system for electronic devices' [patent_app_type] => 1 [patent_app_number] => 6/839020 [patent_app_country] => US [patent_app_date] => 1986-03-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 78 [patent_figures_cnt] => 84 [patent_no_of_words] => 24320 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 233 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/713/04713815.pdf [firstpage_image] =>[orig_patent_app_number] => 839020 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2393798 [patent_doc_number] => 04737957 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1988-04-12 [patent_title] => 'Method of processing abnormal situation in digital transmission system' [patent_app_type] => 1 [patent_app_number] => 6/834820 [patent_app_country] => US [patent_app_date] => 1986-02-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 7 [patent_no_of_words] => 2266 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 220 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/737/04737957.pdf [firstpage_image] =>[orig_patent_app_number] => 834820 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2464974 [patent_doc_number] => 04718064 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1988-01-05 [patent_title] => 'Automatic test system' [patent_app_type] => 1 [patent_app_number] => 6/834902 [patent_app_country] => US [patent_app_date] => 1986-02-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 8 [patent_no_of_words] => 4928 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 159 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/718/04718064.pdf [firstpage_image] =>[orig_patent_app_number] => 834902 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2433250 [patent_doc_number] => 04763329 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1988-08-09 [patent_title] => 'Modular data routing system' [patent_app_type] => 1 [patent_app_number] => 6/827415 [patent_app_country] => US [patent_app_date] => 1986-02-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 10 [patent_no_of_words] => 6087 [patent_no_of_claims] => 40 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 139 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/763/04763329.pdf [firstpage_image] =>[orig_patent_app_number] => 827415 [rel_patent_id] =>[rel_patent_doc_number] =>)