Sara Elizabeth Townsley

Array ( [id] => 2356583 [patent_doc_number] => 04703485 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1987-10-27 [patent_title] => 'Method and apparatus for computing and implementing error detection check bytes' [patent_app_type] => 1 [patent_app_number] => 6/828101 [patent_app_country] => US [patent_app_date] => 1986-02-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 2896 [patent_no_of_claims] => 32 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 204 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/703/04703485.pdf [firstpage_image] =>[orig_patent_app_number] => 828101 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2452938 [patent_doc_number] => 04751702 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1988-06-14 [patent_title] => 'Improving availability of a restartable staged storage data base system that uses logging facilities' [patent_app_type] => 1 [patent_app_number] => 6/828113 [patent_app_country] => US [patent_app_date] => 1986-02-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 15 [patent_no_of_words] => 7156 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 157 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/751/04751702.pdf [firstpage_image] =>[orig_patent_app_number] => 828113 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2298956 [patent_doc_number] => 04710930 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1987-12-01 [patent_title] => 'Method and apparatus for diagnosing a LSI chip' [patent_app_type] => 1 [patent_app_number] => 6/825600 [patent_app_country] => US [patent_app_date] => 1986-02-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 67 [patent_no_of_words] => 5572 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 115 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/710/04710930.pdf [firstpage_image] =>[orig_patent_app_number] => 825600 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2402439 [patent_doc_number] => 04769817 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1988-09-06 [patent_title] => 'Concurrent fault simulation for logic designs' [patent_app_type] => 1 [patent_app_number] => 6/824541 [patent_app_country] => US [patent_app_date] => 1986-01-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 14 [patent_no_of_words] => 6827 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 202 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/769/04769817.pdf [firstpage_image] =>[orig_patent_app_number] => 824541 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2309791 [patent_doc_number] => 04642808 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1987-02-10 [patent_title] => 'Decoder for the decoding of code words which are blockwise protected against the occurrence of a plurality of symbol errors within a block by means of a reed-solomon code, and reading device for optically readable record carriers' [patent_app_type] => 1 [patent_app_number] => 6/824299 [patent_app_country] => US [patent_app_date] => 1986-01-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 14 [patent_no_of_words] => 10087 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 129 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/642/04642808.pdf [firstpage_image] =>[orig_patent_app_number] => 824299 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2331654 [patent_doc_number] => 04680761 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1987-07-14 [patent_title] => 'Self diagnostic Cyclic Analysis Testing System (CATS) for LSI/VLSI' [patent_app_type] => 1 [patent_app_number] => 6/824223 [patent_app_country] => US [patent_app_date] => 1986-01-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 13 [patent_no_of_words] => 5335 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 162 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/680/04680761.pdf [firstpage_image] =>[orig_patent_app_number] => 824223 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2365067 [patent_doc_number] => 04694456 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1987-09-15 [patent_title] => 'Information signal reproducing apparatus' [patent_app_type] => 1 [patent_app_number] => 6/811822 [patent_app_country] => US [patent_app_date] => 1985-12-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 6 [patent_no_of_words] => 7480 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 235 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/694/04694456.pdf [firstpage_image] =>[orig_patent_app_number] => 811822 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2425348 [patent_doc_number] => 04729124 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1988-03-01 [patent_title] => 'Diagnostic system' [patent_app_type] => 1 [patent_app_number] => 6/811061 [patent_app_country] => US [patent_app_date] => 1985-12-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 4204 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 185 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/729/04729124.pdf [firstpage_image] =>[orig_patent_app_number] => 811061 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2356575 [patent_doc_number] => 04703484 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1987-10-27 [patent_title] => 'Programmable integrated circuit fault detection apparatus' [patent_app_type] => 1 [patent_app_number] => 6/810941 [patent_app_country] => US [patent_app_date] => 1985-12-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 4844 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 201 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/703/04703484.pdf [firstpage_image] =>[orig_patent_app_number] => 810941 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2341002 [patent_doc_number] => 04701919 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1987-10-20 [patent_title] => 'Semiconductor device incorporating memory test pattern generating circuit' [patent_app_type] => 1 [patent_app_number] => 6/810143 [patent_app_country] => US [patent_app_date] => 1985-12-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 7 [patent_no_of_words] => 4664 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 98 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/701/04701919.pdf [firstpage_image] =>[orig_patent_app_number] => 810143 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2390450 [patent_doc_number] => 04783782 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1988-11-08 [patent_title] => 'Manufacturing test data storage apparatus for dynamically reconfigurable cellular array processor chip' [patent_app_type] => 1 [patent_app_number] => 6/808391 [patent_app_country] => US [patent_app_date] => 1985-12-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 92 [patent_figures_cnt] => 99 [patent_no_of_words] => 27002 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 72 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/783/04783782.pdf [firstpage_image] =>[orig_patent_app_number] => 808391 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2460387 [patent_doc_number] => 04733393 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1988-03-22 [patent_title] => 'Test method and apparatus for cellular array processor chip' [patent_app_type] => 1 [patent_app_number] => 6/808418 [patent_app_country] => US [patent_app_date] => 1985-12-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 88 [patent_figures_cnt] => 99 [patent_no_of_words] => 27009 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 62 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/733/04733393.pdf [firstpage_image] =>[orig_patent_app_number] => 808418 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2341620 [patent_doc_number] => 04712213 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1987-12-08 [patent_title] => 'Flip status line' [patent_app_type] => 1 [patent_app_number] => 6/807600 [patent_app_country] => US [patent_app_date] => 1985-12-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 2 [patent_no_of_words] => 1247 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 61 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/712/04712213.pdf [firstpage_image] =>[orig_patent_app_number] => 807600 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2355907 [patent_doc_number] => 04692922 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1987-09-08 [patent_title] => 'Method for correcting and detecting errors' [patent_app_type] => 1 [patent_app_number] => 6/807682 [patent_app_country] => US [patent_app_date] => 1985-12-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 17 [patent_no_of_words] => 5442 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 191 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/692/04692922.pdf [firstpage_image] =>[orig_patent_app_number] => 807682 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2453940 [patent_doc_number] => 04740970 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1988-04-26 [patent_title] => 'Integrated circuit arrangement' [patent_app_type] => 1 [patent_app_number] => 6/807912 [patent_app_country] => US [patent_app_date] => 1985-12-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 18 [patent_no_of_words] => 5580 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 172 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/740/04740970.pdf [firstpage_image] =>[orig_patent_app_number] => 807912 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2302149 [patent_doc_number] => 04697267 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1987-09-29 [patent_title] => 'Scan control apparatus and method for data processing apparatus' [patent_app_type] => 1 [patent_app_number] => 6/799973 [patent_app_country] => US [patent_app_date] => 1985-11-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 5584 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 183 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/697/04697267.pdf [firstpage_image] =>[orig_patent_app_number] => 799973 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2241743 [patent_doc_number] => 04597081 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1986-06-24 [patent_title] => 'Encoder interface with error detection and method therefor' [patent_app_type] => 1 [patent_app_number] => 6/799271 [patent_app_country] => US [patent_app_date] => 1985-11-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 1 [patent_no_of_words] => 914 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 153 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/597/04597081.pdf [firstpage_image] =>[orig_patent_app_number] => 799271 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2323223 [patent_doc_number] => 04686675 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1987-08-11 [patent_title] => 'Channel switching system' [patent_app_type] => 1 [patent_app_number] => 6/795132 [patent_app_country] => US [patent_app_date] => 1985-11-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 21 [patent_no_of_words] => 5331 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 343 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/686/04686675.pdf [firstpage_image] =>[orig_patent_app_number] => 795132 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2299889 [patent_doc_number] => 04660197 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1987-04-21 [patent_title] => 'Circuitry for synchronizing a multiple channel circuit tester' [patent_app_type] => 1 [patent_app_number] => 6/794303 [patent_app_country] => US [patent_app_date] => 1985-11-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 6 [patent_no_of_words] => 3010 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 186 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/660/04660197.pdf [firstpage_image] =>[orig_patent_app_number] => 794303 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2335849 [patent_doc_number] => 04672613 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1987-06-09 [patent_title] => 'System for transferring digital data between a host device and a recording medium' [patent_app_type] => 1 [patent_app_number] => 6/794070 [patent_app_country] => US [patent_app_date] => 1985-11-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 7 [patent_no_of_words] => 5575 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 205 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/672/04672613.pdf [firstpage_image] =>[orig_patent_app_number] => 794070 [rel_patent_id] =>[rel_patent_doc_number] =>)