Sara Elizabeth Townsley

Array ( [id] => 2269613 [patent_doc_number] => 04580264 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1986-04-01 [patent_title] => 'Arrangement for transmitting check characters to connector elements of a tester' [patent_app_type] => 1 [patent_app_number] => 6/534252 [patent_app_country] => US [patent_app_date] => 1983-09-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 1 [patent_no_of_words] => 2782 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 170 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/580/04580264.pdf [firstpage_image] =>[orig_patent_app_number] => 534252 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2275446 [patent_doc_number] => 04566103 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1986-01-21 [patent_title] => 'Method for recovering from error in a microprogram-controlled unit' [patent_app_type] => 1 [patent_app_number] => 6/534134 [patent_app_country] => US [patent_app_date] => 1983-09-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 2654 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 109 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/566/04566103.pdf [firstpage_image] =>[orig_patent_app_number] => 534134 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2183011 [patent_doc_number] => 04562577 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1985-12-31 [patent_title] => 'Shared encoder/decoder circuits for use with error correction codes of an optical disk system' [patent_app_type] => 1 [patent_app_number] => 6/533828 [patent_app_country] => US [patent_app_date] => 1983-09-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 13 [patent_no_of_words] => 10399 [patent_no_of_claims] => 1 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 509 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/562/04562577.pdf [firstpage_image] =>[orig_patent_app_number] => 533828 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2252547 [patent_doc_number] => 04633471 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1986-12-30 [patent_title] => 'Error detection and correction in an optical storage system' [patent_app_type] => 1 [patent_app_number] => 6/533827 [patent_app_country] => US [patent_app_date] => 1983-09-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 14 [patent_no_of_words] => 11920 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 183 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/633/04633471.pdf [firstpage_image] =>[orig_patent_app_number] => 533827 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2147612 [patent_doc_number] => 04553237 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1985-11-12 [patent_title] => 'Error-correction system for two-dimensional multilevel signals' [patent_app_type] => 1 [patent_app_number] => 6/532935 [patent_app_country] => US [patent_app_date] => 1983-09-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 6 [patent_no_of_words] => 4474 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 9 [patent_words_short_claim] => 88 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/553/04553237.pdf [firstpage_image] =>[orig_patent_app_number] => 532935 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2181269 [patent_doc_number] => 04556977 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1985-12-03 [patent_title] => 'Decoding of BCH double error correction - triple error detection (DEC-TED) codes' [patent_app_type] => 1 [patent_app_number] => 6/532639 [patent_app_country] => US [patent_app_date] => 1983-09-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 1 [patent_no_of_words] => 1795 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 171 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/556/04556977.pdf [firstpage_image] =>[orig_patent_app_number] => 532639 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2275478 [patent_doc_number] => 04566105 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1986-01-21 [patent_title] => 'Coding, detecting or correcting transmission error system' [patent_app_type] => 1 [patent_app_number] => 6/531680 [patent_app_country] => US [patent_app_date] => 1983-09-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 10 [patent_no_of_words] => 13005 [patent_no_of_claims] => 29 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 154 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/566/04566105.pdf [firstpage_image] =>[orig_patent_app_number] => 531680 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2210113 [patent_doc_number] => 04545054 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1985-10-01 [patent_title] => 'Diode-configured Viterbi algorithm error correcting decoder for convolutional codes' [patent_app_type] => 1 [patent_app_number] => 6/530717 [patent_app_country] => US [patent_app_date] => 1983-09-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 12 [patent_no_of_words] => 7263 [patent_no_of_claims] => 36 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 125 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/545/04545054.pdf [firstpage_image] =>[orig_patent_app_number] => 530717 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2275791 [patent_doc_number] => 04584682 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1986-04-22 [patent_title] => 'Reconfigurable memory using both address permutation and spare memory elements' [patent_app_type] => 1 [patent_app_number] => 6/528718 [patent_app_country] => US [patent_app_date] => 1983-09-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 1 [patent_no_of_words] => 2167 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 306 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/584/04584682.pdf [firstpage_image] =>[orig_patent_app_number] => 528718 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2275779 [patent_doc_number] => 04584681 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1986-04-22 [patent_title] => 'Memory correction scheme using spare arrays' [patent_app_type] => 1 [patent_app_number] => 6/528769 [patent_app_country] => US [patent_app_date] => 1983-09-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 3550 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 124 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/584/04584681.pdf [firstpage_image] =>[orig_patent_app_number] => 528769 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2247915 [patent_doc_number] => 04567592 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1986-01-28 [patent_title] => 'Method and apparatus for the stepwise static testing of the respective connections and integrated subsystems of a microprocessor-based system for use by the general public' [patent_app_type] => 1 [patent_app_number] => 6/528378 [patent_app_country] => US [patent_app_date] => 1983-09-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 3914 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 250 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/567/04567592.pdf [firstpage_image] =>[orig_patent_app_number] => 528378 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2226731 [patent_doc_number] => 04592054 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1986-05-27 [patent_title] => 'Decoder with code error correcting function' [patent_app_type] => 1 [patent_app_number] => 6/527480 [patent_app_country] => US [patent_app_date] => 1983-08-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 7 [patent_no_of_words] => 4143 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 123 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/592/04592054.pdf [firstpage_image] =>[orig_patent_app_number] => 527480 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2270726 [patent_doc_number] => 04593392 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1986-06-03 [patent_title] => 'Error correction circuit for digital audio signal' [patent_app_type] => 1 [patent_app_number] => 6/527708 [patent_app_country] => US [patent_app_date] => 1983-08-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 12 [patent_no_of_words] => 3330 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 112 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/593/04593392.pdf [firstpage_image] =>[orig_patent_app_number] => 527708 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2205727 [patent_doc_number] => 04549296 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1985-10-22 [patent_title] => 'Device for reporting error conditions occurring in adapters, to the data processing equipment central control unit' [patent_app_type] => 1 [patent_app_number] => 6/524492 [patent_app_country] => US [patent_app_date] => 1983-08-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 8454 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 212 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/549/04549296.pdf [firstpage_image] =>[orig_patent_app_number] => 524492 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2120910 [patent_doc_number] => 04468768 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1984-08-28 [patent_title] => 'Self-testing computer monitor' [patent_app_type] => 1 [patent_app_number] => 6/523903 [patent_app_country] => US [patent_app_date] => 1983-08-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 3 [patent_no_of_words] => 2660 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 205 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/468/04468768.pdf [firstpage_image] =>[orig_patent_app_number] => 523903 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2287636 [patent_doc_number] => 04627057 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1986-12-02 [patent_title] => 'Method and arrangement for the functional testing of computers' [patent_app_type] => 1 [patent_app_number] => 6/512033 [patent_app_country] => US [patent_app_date] => 1983-08-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 2869 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 179 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/627/04627057.pdf [firstpage_image] =>[orig_patent_app_number] => 512033 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2150079 [patent_doc_number] => 04559625 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1985-12-17 [patent_title] => 'Interleavers for digital communications' [patent_app_type] => 1 [patent_app_number] => 6/518213 [patent_app_country] => US [patent_app_date] => 1983-07-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 20 [patent_no_of_words] => 7753 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 78 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/559/04559625.pdf [firstpage_image] =>[orig_patent_app_number] => 518213 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2320744 [patent_doc_number] => 04634110 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1987-01-06 [patent_title] => 'Fault detection and redundancy management system' [patent_app_type] => 1 [patent_app_number] => 6/518291 [patent_app_country] => US [patent_app_date] => 1983-07-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 8 [patent_no_of_words] => 7013 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 234 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/634/04634110.pdf [firstpage_image] =>[orig_patent_app_number] => 518291 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2181255 [patent_doc_number] => 04556976 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1985-12-03 [patent_title] => 'Checking sequential logic circuits' [patent_app_type] => 1 [patent_app_number] => 6/517643 [patent_app_country] => US [patent_app_date] => 1983-07-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 2 [patent_no_of_words] => 1661 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 82 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/556/04556976.pdf [firstpage_image] =>[orig_patent_app_number] => 517643 [rel_patent_id] =>[rel_patent_doc_number] =>)