Sara Elizabeth Townsley

Array ( [id] => 2226711 [patent_doc_number] => 04592053 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1986-05-27 [patent_title] => 'Programmable controller' [patent_app_type] => 1 [patent_app_number] => 6/467377 [patent_app_country] => US [patent_app_date] => 1983-02-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 22 [patent_no_of_words] => 9045 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 334 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/592/04592053.pdf [firstpage_image] =>[orig_patent_app_number] => 467377 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2161114 [patent_doc_number] => 04519079 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1985-05-21 [patent_title] => 'Error correction method and apparatus' [patent_app_type] => 1 [patent_app_number] => 6/467551 [patent_app_country] => US [patent_app_date] => 1983-02-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 4 [patent_no_of_words] => 2777 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 94 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/519/04519079.pdf [firstpage_image] =>[orig_patent_app_number] => 467551 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2332321 [patent_doc_number] => 04637023 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1987-01-13 [patent_title] => 'Digital data error correction method and apparatus' [patent_app_type] => 1 [patent_app_number] => 6/466333 [patent_app_country] => US [patent_app_date] => 1983-02-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 21 [patent_no_of_words] => 14117 [patent_no_of_claims] => 43 [patent_no_of_ind_claims] => 10 [patent_words_short_claim] => 143 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/637/04637023.pdf [firstpage_image] =>[orig_patent_app_number] => 466333 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2070520 [patent_doc_number] => 04488302 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1984-12-11 [patent_title] => 'Burst error correction using cyclic block codes' [patent_app_type] => 1 [patent_app_number] => 6/465790 [patent_app_country] => US [patent_app_date] => 1983-02-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 7 [patent_no_of_words] => 5302 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 11 [patent_words_short_claim] => 86 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/488/04488302.pdf [firstpage_image] =>[orig_patent_app_number] => 465790 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2187510 [patent_doc_number] => 04504872 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1985-03-12 [patent_title] => 'Digital maximum likelihood detector for class IV partial response' [patent_app_type] => 1 [patent_app_number] => 6/465042 [patent_app_country] => US [patent_app_date] => 1983-02-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 6 [patent_no_of_words] => 5527 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 175 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/504/04504872.pdf [firstpage_image] =>[orig_patent_app_number] => 465042 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2194737 [patent_doc_number] => 04546472 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1985-10-08 [patent_title] => 'Method and means for testing integrated circuits' [patent_app_type] => 1 [patent_app_number] => 6/461408 [patent_app_country] => US [patent_app_date] => 1983-01-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 2 [patent_no_of_words] => 1995 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 161 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/546/04546472.pdf [firstpage_image] =>[orig_patent_app_number] => 461408 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2147320 [patent_doc_number] => 04536738 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1985-08-20 [patent_title] => 'Programmable circuit arrangement' [patent_app_type] => 1 [patent_app_number] => 6/460501 [patent_app_country] => US [patent_app_date] => 1983-01-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 2920 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 177 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/536/04536738.pdf [firstpage_image] =>[orig_patent_app_number] => 460501 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2154123 [patent_doc_number] => 04539684 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1985-09-03 [patent_title] => 'Automatic frame synchronization recovery utilizing a sequential decoder' [patent_app_type] => 1 [patent_app_number] => 6/456233 [patent_app_country] => US [patent_app_date] => 1983-01-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 12 [patent_no_of_words] => 13281 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 183 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/539/04539684.pdf [firstpage_image] =>[orig_patent_app_number] => 456233 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2164234 [patent_doc_number] => 04521885 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1985-06-04 [patent_title] => 'Diagnostic display apparatus' [patent_app_type] => 1 [patent_app_number] => 6/455721 [patent_app_country] => US [patent_app_date] => 1983-01-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 4803 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 164 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/521/04521885.pdf [firstpage_image] =>[orig_patent_app_number] => 455721 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2206529 [patent_doc_number] => 04528666 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1985-07-09 [patent_title] => 'Memory system with built in parity' [patent_app_type] => 1 [patent_app_number] => 6/455181 [patent_app_country] => US [patent_app_date] => 1983-01-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 9 [patent_no_of_words] => 6716 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 138 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/528/04528666.pdf [firstpage_image] =>[orig_patent_app_number] => 455181 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2142808 [patent_doc_number] => 04494234 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1985-01-15 [patent_title] => 'On-the-fly multibyte error correcting system' [patent_app_type] => 1 [patent_app_number] => 6/454393 [patent_app_country] => US [patent_app_date] => 1982-12-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 6 [patent_no_of_words] => 8771 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 276 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/494/04494234.pdf [firstpage_image] =>[orig_patent_app_number] => 454393 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2188647 [patent_doc_number] => 04504948 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1985-03-12 [patent_title] => 'Syndrome processing unit for multibyte error correcting systems' [patent_app_type] => 1 [patent_app_number] => 6/454392 [patent_app_country] => US [patent_app_date] => 1982-12-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 3 [patent_no_of_words] => 6074 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 226 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/504/04504948.pdf [firstpage_image] =>[orig_patent_app_number] => 454392 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2075229 [patent_doc_number] => 04479216 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1984-10-23 [patent_title] => 'Skew-free clock circuit for integrated circuit chip' [patent_app_type] => 1 [patent_app_number] => 6/452157 [patent_app_country] => US [patent_app_date] => 1982-12-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 13 [patent_no_of_words] => 2966 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 162 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/479/04479216.pdf [firstpage_image] =>[orig_patent_app_number] => 452157 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2203640 [patent_doc_number] => 04495621 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1985-01-22 [patent_title] => 'Glitch detecting and measuring apparatus' [patent_app_type] => 1 [patent_app_number] => 6/450791 [patent_app_country] => US [patent_app_date] => 1982-12-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 17 [patent_no_of_words] => 7263 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 210 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/495/04495621.pdf [firstpage_image] =>[orig_patent_app_number] => 450791 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2106413 [patent_doc_number] => 04442496 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1984-04-10 [patent_title] => 'Radiation energy measurement apparatus' [patent_app_type] => 1 [patent_app_number] => 6/446501 [patent_app_country] => US [patent_app_date] => 1982-12-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 4 [patent_no_of_words] => 4247 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 237 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/442/04442496.pdf [firstpage_image] =>[orig_patent_app_number] => 446501 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2205909 [patent_doc_number] => 04534031 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1985-08-06 [patent_title] => 'Coded data on a record carrier and method for encoding same' [patent_app_type] => 1 [patent_app_number] => 6/445241 [patent_app_country] => US [patent_app_date] => 1982-11-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 8 [patent_no_of_words] => 10574 [patent_no_of_claims] => 73 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 229 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/534/04534031.pdf [firstpage_image] =>[orig_patent_app_number] => 445241 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2184440 [patent_doc_number] => 04513417 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1985-04-23 [patent_title] => 'Automatic processor restart circuit' [patent_app_type] => 1 [patent_app_number] => 6/445342 [patent_app_country] => US [patent_app_date] => 1982-11-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 9 [patent_no_of_words] => 1339 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 256 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/513/04513417.pdf [firstpage_image] =>[orig_patent_app_number] => 445342 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2184453 [patent_doc_number] => 04513418 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1985-04-23 [patent_title] => 'Simultaneous self-testing system' [patent_app_type] => 1 [patent_app_number] => 6/440070 [patent_app_country] => US [patent_app_date] => 1982-11-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 6 [patent_no_of_words] => 3431 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 230 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/513/04513418.pdf [firstpage_image] =>[orig_patent_app_number] => 440070 [rel_patent_id] =>[rel_patent_doc_number] =>)