
Sara Elizabeth Townsley
Examiner (ID: 2446, Phone: (571)270-7672 , Office: P/1629 )
| Most Active Art Unit | 1629 |
| Art Unit(s) | 1629, 1612, 1613 |
| Total Applications | 514 |
| Issued Applications | 97 |
| Pending Applications | 81 |
| Abandoned Applications | 352 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 2172277
[patent_doc_number] => 04497055
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1985-01-29
[patent_title] => 'Data error concealing method and apparatus'
[patent_app_type] => 1
[patent_app_number] => 6/386580
[patent_app_country] => US
[patent_app_date] => 1982-06-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 6
[patent_no_of_words] => 3802
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 253
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/497/04497055.pdf
[firstpage_image] =>[orig_patent_app_number] => 386580
[rel_patent_id] =>[rel_patent_doc_number] =>) 06/386580 | Data error concealing method and apparatus | Jun 8, 1982 | Issued |
Array
(
[id] => 2117336
[patent_doc_number] => 04485471
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1984-11-27
[patent_title] => 'Method of memory reconfiguration for fault tolerant memory'
[patent_app_type] => 1
[patent_app_number] => 6/383640
[patent_app_country] => US
[patent_app_date] => 1982-06-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 5825
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 114
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/485/04485471.pdf
[firstpage_image] =>[orig_patent_app_number] => 383640
[rel_patent_id] =>[rel_patent_doc_number] =>) 06/383640 | Method of memory reconfiguration for fault tolerant memory | May 31, 1982 | Issued |
Array
(
[id] => 2211764
[patent_doc_number] => 04493075
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1985-01-08
[patent_title] => 'Self repairing bulk memory'
[patent_app_type] => 1
[patent_app_number] => 6/379202
[patent_app_country] => US
[patent_app_date] => 1982-05-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 2
[patent_no_of_words] => 2583
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 221
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/493/04493075.pdf
[firstpage_image] =>[orig_patent_app_number] => 379202
[rel_patent_id] =>[rel_patent_doc_number] =>) 06/379202 | Self repairing bulk memory | May 16, 1982 | Issued |
Array
(
[id] => 2075603
[patent_doc_number] => 04425647
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1984-01-10
[patent_title] => 'IR Remote control system'
[patent_app_type] => 1
[patent_app_number] => 6/379374
[patent_app_country] => US
[patent_app_date] => 1982-05-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 7
[patent_no_of_words] => 4517
[patent_no_of_claims] => 2
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 192
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/425/04425647.pdf
[firstpage_image] =>[orig_patent_app_number] => 379374
[rel_patent_id] =>[rel_patent_doc_number] =>) 06/379374 | IR Remote control system | May 16, 1982 | Issued |
Array
(
[id] => 2189051
[patent_doc_number] => 04555783
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1985-11-26
[patent_title] => 'Method of computerized in-circuit testing of electrical components and the like with automatic spurious signal suppression'
[patent_app_type] => 1
[patent_app_number] => 6/373809
[patent_app_country] => US
[patent_app_date] => 1982-04-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 4
[patent_no_of_words] => 3217
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 117
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/555/04555783.pdf
[firstpage_image] =>[orig_patent_app_number] => 373809
[rel_patent_id] =>[rel_patent_doc_number] =>) 06/373809 | Method of computerized in-circuit testing of electrical components and the like with automatic spurious signal suppression | Apr 29, 1982 | Issued |
Array
(
[id] => 2070471
[patent_doc_number] => 04488297
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1984-12-11
[patent_title] => 'Programmable deskewing of automatic test equipment'
[patent_app_type] => 1
[patent_app_number] => 6/365829
[patent_app_country] => US
[patent_app_date] => 1982-04-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 4
[patent_no_of_words] => 3813
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 94
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/488/04488297.pdf
[firstpage_image] =>[orig_patent_app_number] => 365829
[rel_patent_id] =>[rel_patent_doc_number] =>) 06/365829 | Programmable deskewing of automatic test equipment | Apr 4, 1982 | Issued |
Array
(
[id] => 2078313
[patent_doc_number] => 04471485
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1984-09-11
[patent_title] => 'Method of protection against errors in transmission of radiotelegraph messages and a device for the application of said method'
[patent_app_type] => 1
[patent_app_number] => 6/364249
[patent_app_country] => US
[patent_app_date] => 1982-04-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 3168
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 294
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/471/04471485.pdf
[firstpage_image] =>[orig_patent_app_number] => 364249
[rel_patent_id] =>[rel_patent_doc_number] =>) 06/364249 | Method of protection against errors in transmission of radiotelegraph messages and a device for the application of said method | Mar 31, 1982 | Issued |
Array
(
[id] => 2079825
[patent_doc_number] => 04461001
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1984-07-17
[patent_title] => 'Deterministic permutation algorithm'
[patent_app_type] => 1
[patent_app_number] => 6/362925
[patent_app_country] => US
[patent_app_date] => 1982-03-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 8
[patent_no_of_words] => 4576
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 150
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/461/04461001.pdf
[firstpage_image] =>[orig_patent_app_number] => 362925
[rel_patent_id] =>[rel_patent_doc_number] =>) 06/362925 | Deterministic permutation algorithm | Mar 28, 1982 | Issued |
Array
(
[id] => 2094294
[patent_doc_number] => 04464755
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1984-08-07
[patent_title] => 'Memory system with error detection and correction'
[patent_app_type] => 1
[patent_app_number] => 6/362463
[patent_app_country] => US
[patent_app_date] => 1982-03-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 6587
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 203
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/464/04464755.pdf
[firstpage_image] =>[orig_patent_app_number] => 362463
[rel_patent_id] =>[rel_patent_doc_number] =>) 06/362463 | Memory system with error detection and correction | Mar 25, 1982 | Issued |
Array
(
[id] => 2094284
[patent_doc_number] => 04464754
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1984-08-07
[patent_title] => 'Memory system with redundancy for error avoidance'
[patent_app_type] => 1
[patent_app_number] => 6/362462
[patent_app_country] => US
[patent_app_date] => 1982-03-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 5488
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 155
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/464/04464754.pdf
[firstpage_image] =>[orig_patent_app_number] => 362462
[rel_patent_id] =>[rel_patent_doc_number] =>) 06/362462 | Memory system with redundancy for error avoidance | Mar 25, 1982 | Issued |
Array
(
[id] => 2086965
[patent_doc_number] => 04450562
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1984-05-22
[patent_title] => 'Two level parity error correction system'
[patent_app_type] => 1
[patent_app_number] => 6/362465
[patent_app_country] => US
[patent_app_date] => 1982-03-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 5184
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 276
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/450/04450562.pdf
[firstpage_image] =>[orig_patent_app_number] => 362465
[rel_patent_id] =>[rel_patent_doc_number] =>) 06/362465 | Two level parity error correction system | Mar 25, 1982 | Issued |
Array
(
[id] => 2111084
[patent_doc_number] => 04472805
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1984-09-18
[patent_title] => 'Memory system with error storage'
[patent_app_type] => 1
[patent_app_number] => 6/362464
[patent_app_country] => US
[patent_app_date] => 1982-03-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 6108
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 215
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/472/04472805.pdf
[firstpage_image] =>[orig_patent_app_number] => 362464
[rel_patent_id] =>[rel_patent_doc_number] =>) 06/362464 | Memory system with error storage | Mar 25, 1982 | Issued |
Array
(
[id] => 2084767
[patent_doc_number] => 04447902
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1984-05-08
[patent_title] => 'Error-correction format for digital television signals'
[patent_app_type] => 1
[patent_app_number] => 6/359996
[patent_app_country] => US
[patent_app_date] => 1982-03-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 7
[patent_no_of_words] => 6221
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 172
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/447/04447902.pdf
[firstpage_image] =>[orig_patent_app_number] => 359996
[rel_patent_id] =>[rel_patent_doc_number] =>) 06/359996 | Error-correction format for digital television signals | Mar 18, 1982 | Issued |
Array
(
[id] => 2086958
[patent_doc_number] => 04450561
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1984-05-22
[patent_title] => 'Method and device for generating check bits protecting a data word'
[patent_app_type] => 1
[patent_app_number] => 6/358737
[patent_app_country] => US
[patent_app_date] => 1982-03-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 6
[patent_no_of_words] => 4714
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 26
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/450/04450561.pdf
[firstpage_image] =>[orig_patent_app_number] => 358737
[rel_patent_id] =>[rel_patent_doc_number] =>) 06/358737 | Method and device for generating check bits protecting a data word | Mar 15, 1982 | Issued |
Array
(
[id] => 2071421
[patent_doc_number] => 04459695
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1984-07-10
[patent_title] => 'Fault finding in an industrial installation by means of a computer'
[patent_app_type] => 1
[patent_app_number] => 6/356390
[patent_app_country] => US
[patent_app_date] => 1982-03-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 2458
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 187
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/459/04459695.pdf
[firstpage_image] =>[orig_patent_app_number] => 356390
[rel_patent_id] =>[rel_patent_doc_number] =>) 06/356390 | Fault finding in an industrial installation by means of a computer | Mar 8, 1982 | Issued |
Array
(
[id] => 2109123
[patent_doc_number] => 04484330
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1984-11-20
[patent_title] => 'Majority vote circuit'
[patent_app_type] => 1
[patent_app_number] => 6/356045
[patent_app_country] => US
[patent_app_date] => 1982-03-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 4
[patent_no_of_words] => 4223
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 151
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/484/04484330.pdf
[firstpage_image] =>[orig_patent_app_number] => 356045
[rel_patent_id] =>[rel_patent_doc_number] =>) 06/356045 | Majority vote circuit | Mar 7, 1982 | Issued |
Array
(
[id] => 2127679
[patent_doc_number] => 04477904
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1984-10-16
[patent_title] => 'Parity generation/detection logic circuit from transfer gates'
[patent_app_type] => 1
[patent_app_number] => 6/355804
[patent_app_country] => US
[patent_app_date] => 1982-03-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 11
[patent_no_of_words] => 3969
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 314
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/477/04477904.pdf
[firstpage_image] =>[orig_patent_app_number] => 355804
[rel_patent_id] =>[rel_patent_doc_number] =>) 06/355804 | Parity generation/detection logic circuit from transfer gates | Mar 7, 1982 | Issued |
Array
(
[id] => 2081194
[patent_doc_number] => 04462101
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1984-07-24
[patent_title] => 'Maximum likelihood error correcting technique'
[patent_app_type] => 1
[patent_app_number] => 6/355200
[patent_app_country] => US
[patent_app_date] => 1982-03-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 7
[patent_no_of_words] => 4275
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 126
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/462/04462101.pdf
[firstpage_image] =>[orig_patent_app_number] => 355200
[rel_patent_id] =>[rel_patent_doc_number] =>) 06/355200 | Maximum likelihood error correcting technique | Mar 4, 1982 | Issued |
Array
(
[id] => 2104911
[patent_doc_number] => 04470142
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1984-09-04
[patent_title] => 'Data processing'
[patent_app_type] => 1
[patent_app_number] => 6/354713
[patent_app_country] => US
[patent_app_date] => 1982-03-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 5734
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 193
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/470/04470142.pdf
[firstpage_image] =>[orig_patent_app_number] => 354713
[rel_patent_id] =>[rel_patent_doc_number] =>) 06/354713 | Data processing | Mar 3, 1982 | Issued |
Array
(
[id] => 2120935
[patent_doc_number] => 04468770
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1984-08-28
[patent_title] => 'Data receivers incorporating error code detection and decoding'
[patent_app_type] => 1
[patent_app_number] => 6/351793
[patent_app_country] => US
[patent_app_date] => 1982-02-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 1
[patent_no_of_words] => 3023
[patent_no_of_claims] => 2
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 294
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/468/04468770.pdf
[firstpage_image] =>[orig_patent_app_number] => 351793
[rel_patent_id] =>[rel_patent_doc_number] =>) 06/351793 | Data receivers incorporating error code detection and decoding | Feb 23, 1982 | Issued |