Sara Elizabeth Townsley

Array ( [id] => 2098980 [patent_doc_number] => 04456992 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1984-06-26 [patent_title] => 'Method and apparatus for enhancing the probability of error-free reception of digital signals' [patent_app_type] => 1 [patent_app_number] => 6/315632 [patent_app_country] => US [patent_app_date] => 1981-10-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 12 [patent_no_of_words] => 5064 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 120 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/456/04456992.pdf [firstpage_image] =>[orig_patent_app_number] => 315632 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2063869 [patent_doc_number] => 04433413 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1984-02-21 [patent_title] => 'Built-in apparatus and method for testing a microprocessor system' [patent_app_type] => 1 [patent_app_number] => 6/314044 [patent_app_country] => US [patent_app_date] => 1981-10-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 24 [patent_figures_cnt] => 31 [patent_no_of_words] => 20094 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 137 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/433/04433413.pdf [firstpage_image] =>[orig_patent_app_number] => 314044 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2009300 [patent_doc_number] => 04412329 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1983-10-25 [patent_title] => 'Parity bit lock-on method and apparatus' [patent_app_type] => 1 [patent_app_number] => 6/311782 [patent_app_country] => US [patent_app_date] => 1981-10-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 5 [patent_no_of_words] => 4577 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 209 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/412/04412329.pdf [firstpage_image] =>[orig_patent_app_number] => 311782 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2075579 [patent_doc_number] => 04425645 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1984-01-10 [patent_title] => 'Digital data transmission with parity bit word lock-on' [patent_app_type] => 1 [patent_app_number] => 6/311783 [patent_app_country] => US [patent_app_date] => 1981-10-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 6 [patent_no_of_words] => 4747 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 9 [patent_words_short_claim] => 96 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/425/04425645.pdf [firstpage_image] =>[orig_patent_app_number] => 311783 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2066600 [patent_doc_number] => 04453251 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1984-06-05 [patent_title] => 'Error-correcting memory with low storage overhead and fast correction mechanism' [patent_app_type] => 1 [patent_app_number] => 6/310461 [patent_app_country] => US [patent_app_date] => 1981-10-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 7 [patent_no_of_words] => 6319 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 296 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/453/04453251.pdf [firstpage_image] =>[orig_patent_app_number] => 310461 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2082953 [patent_doc_number] => 04434489 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1984-02-28 [patent_title] => 'Automatic test systems' [patent_app_type] => 1 [patent_app_number] => 6/310869 [patent_app_country] => US [patent_app_date] => 1981-10-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 2877 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 142 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/434/04434489.pdf [firstpage_image] =>[orig_patent_app_number] => 310869 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2086949 [patent_doc_number] => 04450560 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1984-05-22 [patent_title] => 'Tester for LSI devices and memory devices' [patent_app_type] => 1 [patent_app_number] => 6/309981 [patent_app_country] => US [patent_app_date] => 1981-10-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 2771 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 143 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/450/04450560.pdf [firstpage_image] =>[orig_patent_app_number] => 309981 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2115922 [patent_doc_number] => 04451918 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1984-05-29 [patent_title] => 'Test signal reloader' [patent_app_type] => 1 [patent_app_number] => 6/309982 [patent_app_country] => US [patent_app_date] => 1981-10-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 1397 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 128 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/451/04451918.pdf [firstpage_image] =>[orig_patent_app_number] => 309982 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2097290 [patent_doc_number] => 04443849 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1984-04-17 [patent_title] => 'Error recovery system of a multi-processor system for recovering an error by transferring status singals from one processor to another without use of a main memory' [patent_app_type] => 1 [patent_app_number] => 6/309132 [patent_app_country] => US [patent_app_date] => 1981-10-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 16 [patent_no_of_words] => 12727 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 84 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/443/04443849.pdf [firstpage_image] =>[orig_patent_app_number] => 309132 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2082935 [patent_doc_number] => 04434487 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1984-02-28 [patent_title] => 'Disk format for secondary storage system' [patent_app_type] => 1 [patent_app_number] => 6/308771 [patent_app_country] => US [patent_app_date] => 1981-10-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 27 [patent_figures_cnt] => 36 [patent_no_of_words] => 15150 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 137 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/434/04434487.pdf [firstpage_image] =>[orig_patent_app_number] => 308771 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2063904 [patent_doc_number] => 04433414 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1984-02-21 [patent_title] => 'Digital tester local memory data storage system' [patent_app_type] => 1 [patent_app_number] => 6/307322 [patent_app_country] => US [patent_app_date] => 1981-09-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 4 [patent_no_of_words] => 3568 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 128 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/433/04433414.pdf [firstpage_image] =>[orig_patent_app_number] => 307322 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2012344 [patent_doc_number] => 04392226 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1983-07-05 [patent_title] => 'Multiple source clock encoded communications error detection circuit' [patent_app_type] => 1 [patent_app_number] => 6/306118 [patent_app_country] => US [patent_app_date] => 1981-09-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 6 [patent_no_of_words] => 2942 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 125 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/392/04392226.pdf [firstpage_image] =>[orig_patent_app_number] => 306118 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2060908 [patent_doc_number] => 04455655 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1984-06-19 [patent_title] => 'Real time fault tolerant error correction mechanism' [patent_app_type] => 1 [patent_app_number] => 6/306634 [patent_app_country] => US [patent_app_date] => 1981-09-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 2471 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 654 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/455/04455655.pdf [firstpage_image] =>[orig_patent_app_number] => 306634 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2009626 [patent_doc_number] => 04408326 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1983-10-04 [patent_title] => 'Circuit for correcting error in digital information signal' [patent_app_type] => 1 [patent_app_number] => 6/305375 [patent_app_country] => US [patent_app_date] => 1981-09-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 6 [patent_no_of_words] => 4899 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 272 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/408/04408326.pdf [firstpage_image] =>[orig_patent_app_number] => 305375 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2079776 [patent_doc_number] => 04460996 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1984-07-17 [patent_title] => 'Process and apparatus for error detection' [patent_app_type] => 1 [patent_app_number] => 6/304915 [patent_app_country] => US [patent_app_date] => 1981-09-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 6 [patent_no_of_words] => 2742 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 149 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/460/04460996.pdf [firstpage_image] =>[orig_patent_app_number] => 304915 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2036849 [patent_doc_number] => 04423508 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1983-12-27 [patent_title] => 'Logic tracing apparatus' [patent_app_type] => 1 [patent_app_number] => 6/303525 [patent_app_country] => US [patent_app_date] => 1981-09-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 4 [patent_no_of_words] => 2221 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 306 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/423/04423508.pdf [firstpage_image] =>[orig_patent_app_number] => 303525 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2063915 [patent_doc_number] => 04433415 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1984-02-21 [patent_title] => 'PCM Signal processor' [patent_app_type] => 1 [patent_app_number] => 6/300737 [patent_app_country] => US [patent_app_date] => 1981-09-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 9 [patent_no_of_words] => 4023 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 244 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/433/04433415.pdf [firstpage_image] =>[orig_patent_app_number] => 300737 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2063929 [patent_doc_number] => 04433416 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1984-02-21 [patent_title] => 'PCM Signal processor' [patent_app_type] => 1 [patent_app_number] => 6/300738 [patent_app_country] => US [patent_app_date] => 1981-09-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 6 [patent_no_of_words] => 3616 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 288 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/433/04433416.pdf [firstpage_image] =>[orig_patent_app_number] => 300738 [rel_patent_id] =>[rel_patent_doc_number] =>)