| Application number | Title of the application | Filing Date | Status |
|---|
Array
(
[id] => 2841052
[patent_doc_number] => 05175735
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1992-12-29
[patent_title] => 'Method and apparatus for handling object faults in an electronic reprographic printing system'
[patent_app_type] => 1
[patent_app_number] => 7/589761
[patent_app_country] => US
[patent_app_date] => 1990-09-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 4081
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 30
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/175/05175735.pdf
[firstpage_image] =>[orig_patent_app_number] => 589761
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/589761 | Method and apparatus for handling object faults in an electronic reprographic printing system | Sep 27, 1990 | Issued |
| 07/589383 | DATA SCRAMBLING INTERFACE FOR CORRECTING LARGE BURST ERRORS IN HIGH SPEED, HIGH CAPABILITY TAPE DRIVES | Sep 25, 1990 | Abandoned |
Array
(
[id] => 2870986
[patent_doc_number] => 05166934
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1992-11-24
[patent_title] => 'Self-diagnois and repair system for image forming apparatus'
[patent_app_type] => 1
[patent_app_number] => 7/588191
[patent_app_country] => US
[patent_app_date] => 1990-09-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 15
[patent_no_of_words] => 8328
[patent_no_of_claims] => 39
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 48
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/166/05166934.pdf
[firstpage_image] =>[orig_patent_app_number] => 588191
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/588191 | Self-diagnois and repair system for image forming apparatus | Sep 25, 1990 | Issued |
Array
(
[id] => 2904880
[patent_doc_number] => 05177745
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1993-01-05
[patent_title] => 'Memory device with a test mode'
[patent_app_type] => 1
[patent_app_number] => 7/589391
[patent_app_country] => US
[patent_app_date] => 1990-09-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 6
[patent_no_of_words] => 6345
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 185
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/177/05177745.pdf
[firstpage_image] =>[orig_patent_app_number] => 589391
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/589391 | Memory device with a test mode | Sep 25, 1990 | Issued |
Array
(
[id] => 2953499
[patent_doc_number] => 05224105
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1993-06-29
[patent_title] => 'Transfer of data without loss over a noisy channel'
[patent_app_type] => 1
[patent_app_number] => 7/587886
[patent_app_country] => US
[patent_app_date] => 1990-09-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 12
[patent_no_of_words] => 7488
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 175
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/224/05224105.pdf
[firstpage_image] =>[orig_patent_app_number] => 587886
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/587886 | Transfer of data without loss over a noisy channel | Sep 24, 1990 | Issued |
Array
(
[id] => 2897144
[patent_doc_number] => 05269016
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1993-12-07
[patent_title] => 'Byzantine resilient fault tolerant shared memory data processing system'
[patent_app_type] => 1
[patent_app_number] => 7/586800
[patent_app_country] => US
[patent_app_date] => 1990-09-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 11
[patent_no_of_words] => 4825
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 59
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/269/05269016.pdf
[firstpage_image] =>[orig_patent_app_number] => 586800
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/586800 | Byzantine resilient fault tolerant shared memory data processing system | Sep 23, 1990 | Issued |
| 07/586267 | METHOD FOR FABRICATING WAFER-SCALE INTEGRATION WAFERS AND METHOD FOR UTILIZING DEFECTIVE WAFER-SCALE INTEGRATION WAFERS | Sep 20, 1990 | Abandoned |
Array
(
[id] => 2932442
[patent_doc_number] => 05200960
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1993-04-06
[patent_title] => 'Streaming tape diagnostic'
[patent_app_type] => 1
[patent_app_number] => 7/586353
[patent_app_country] => US
[patent_app_date] => 1990-09-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 4785
[patent_no_of_claims] => 2
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 197
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/200/05200960.pdf
[firstpage_image] =>[orig_patent_app_number] => 586353
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/586353 | Streaming tape diagnostic | Sep 20, 1990 | Issued |
Array
(
[id] => 2843225
[patent_doc_number] => 05175847
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1992-12-29
[patent_title] => 'Computer system capable of program execution recovery'
[patent_app_type] => 1
[patent_app_number] => 7/585803
[patent_app_country] => US
[patent_app_date] => 1990-09-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 10
[patent_no_of_words] => 6556
[patent_no_of_claims] => 32
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 97
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/175/05175847.pdf
[firstpage_image] =>[orig_patent_app_number] => 585803
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/585803 | Computer system capable of program execution recovery | Sep 19, 1990 | Issued |
Array
(
[id] => 2864429
[patent_doc_number] => 05127005
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1992-06-30
[patent_title] => 'Fault diagnosis expert system'
[patent_app_type] => 1
[patent_app_number] => 7/584801
[patent_app_country] => US
[patent_app_date] => 1990-09-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 27
[patent_no_of_words] => 7960
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 244
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/127/05127005.pdf
[firstpage_image] =>[orig_patent_app_number] => 584801
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/584801 | Fault diagnosis expert system | Sep 18, 1990 | Issued |
Array
(
[id] => 2831210
[patent_doc_number] => 05173903
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1992-12-22
[patent_title] => 'Method for performing quality logic tests on data processing systems by sequentially loading test microinstruction programs and operating microinstruction programs into a single control store'
[patent_app_type] => 1
[patent_app_number] => 7/583741
[patent_app_country] => US
[patent_app_date] => 1990-09-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 4578
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 238
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/173/05173903.pdf
[firstpage_image] =>[orig_patent_app_number] => 583741
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/583741 | Method for performing quality logic tests on data processing systems by sequentially loading test microinstruction programs and operating microinstruction programs into a single control store | Sep 13, 1990 | Issued |
Array
(
[id] => 2905422
[patent_doc_number] => 05210866
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1993-05-11
[patent_title] => 'Incremental disk backup system for a dynamically mapped data storage subsystem'
[patent_app_type] => 1
[patent_app_number] => 7/582260
[patent_app_country] => US
[patent_app_date] => 1990-09-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 19
[patent_no_of_words] => 14894
[patent_no_of_claims] => 31
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 309
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/210/05210866.pdf
[firstpage_image] =>[orig_patent_app_number] => 582260
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/582260 | Incremental disk backup system for a dynamically mapped data storage subsystem | Sep 11, 1990 | Issued |
Array
(
[id] => 2889020
[patent_doc_number] => 05185881
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1993-02-09
[patent_title] => 'User repairable personal computer'
[patent_app_type] => 1
[patent_app_number] => 7/581563
[patent_app_country] => US
[patent_app_date] => 1990-09-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 17
[patent_no_of_words] => 3746
[patent_no_of_claims] => 33
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 342
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/185/05185881.pdf
[firstpage_image] =>[orig_patent_app_number] => 581563
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/581563 | User repairable personal computer | Sep 11, 1990 | Issued |
Array
(
[id] => 2868100
[patent_doc_number] => RE034245
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1993-05-11
[patent_title] => 'Two stage coding method'
[patent_app_type] => 2
[patent_app_number] => 7/578178
[patent_app_country] => US
[patent_app_date] => 1990-09-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 5
[patent_no_of_words] => 2720
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 26
[patent_words_short_claim] => 311
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/RE/034/RE034245.pdf
[firstpage_image] =>[orig_patent_app_number] => 578178
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/578178 | Two stage coding method | Sep 5, 1990 | Issued |
Array
(
[id] => 2904861
[patent_doc_number] => 05177744
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1993-01-05
[patent_title] => 'Method and apparatus for error recovery in arrays'
[patent_app_type] => 1
[patent_app_number] => 7/577352
[patent_app_country] => US
[patent_app_date] => 1990-09-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3343
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 75
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/177/05177744.pdf
[firstpage_image] =>[orig_patent_app_number] => 577352
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/577352 | Method and apparatus for error recovery in arrays | Sep 3, 1990 | Issued |
Array
(
[id] => 2927973
[patent_doc_number] => 05179695
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1993-01-12
[patent_title] => 'Problem analysis of a node computer with assistance from a central site'
[patent_app_type] => 1
[patent_app_number] => 7/578042
[patent_app_country] => US
[patent_app_date] => 1990-09-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 9
[patent_no_of_words] => 7673
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 188
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/179/05179695.pdf
[firstpage_image] =>[orig_patent_app_number] => 578042
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/578042 | Problem analysis of a node computer with assistance from a central site | Sep 3, 1990 | Issued |
| 07/577372 | EASILY CASCADABLE AND TESTABLE CACHE MEMORY | Aug 30, 1990 | Abandoned |
Array
(
[id] => 2919311
[patent_doc_number] => 05216674
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1993-06-01
[patent_title] => 'Method of and device for bringing a network interface out of a sleep mode into a wake-up state'
[patent_app_type] => 1
[patent_app_number] => 7/576382
[patent_app_country] => US
[patent_app_date] => 1990-08-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 3342
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 129
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/216/05216674.pdf
[firstpage_image] =>[orig_patent_app_number] => 576382
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/576382 | Method of and device for bringing a network interface out of a sleep mode into a wake-up state | Aug 30, 1990 | Issued |
Array
(
[id] => 2956587
[patent_doc_number] => 05255271
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1993-10-19
[patent_title] => 'Integrated circuit internal test mode indicator circuit'
[patent_app_type] => 1
[patent_app_number] => 7/574823
[patent_app_country] => US
[patent_app_date] => 1990-08-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 4
[patent_no_of_words] => 2844
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 125
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/255/05255271.pdf
[firstpage_image] =>[orig_patent_app_number] => 574823
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/574823 | Integrated circuit internal test mode indicator circuit | Aug 29, 1990 | Issued |
Array
(
[id] => 2744852
[patent_doc_number] => 05052002
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1991-09-24
[patent_title] => 'Method of detecting and indicating errors in a memory device'
[patent_app_type] => 1
[patent_app_number] => 7/569601
[patent_app_country] => US
[patent_app_date] => 1990-08-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 10
[patent_no_of_words] => 5885
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 146
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/052/05052002.pdf
[firstpage_image] =>[orig_patent_app_number] => 569601
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/569601 | Method of detecting and indicating errors in a memory device | Aug 19, 1990 | Issued |