Sara W. Crane

Array ( [id] => 1491788 [patent_doc_number] => 06417534 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2002-07-09 [patent_title] => 'Semiconductor device and method of fabricating the same' [patent_app_type] => B2 [patent_app_number] => 09/158605 [patent_app_country] => US [patent_app_date] => 1998-09-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 49 [patent_figures_cnt] => 90 [patent_no_of_words] => 20848 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 329 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/417/06417534.pdf [firstpage_image] =>[orig_patent_app_number] => 09158605 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4189663 [patent_doc_number] => 06150714 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-11-21 [patent_title] => 'Current sense element incorporated into integrated circuit package lead frame' [patent_app_type] => 1 [patent_app_number] => 9/157284 [patent_app_country] => US [patent_app_date] => 1998-09-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 4073 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 172 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/150/06150714.pdf [firstpage_image] =>[orig_patent_app_number] => 157284 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1386664 [patent_doc_number] => 06555881 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2003-04-29 [patent_title] => 'Mask ROM cell and method of fabricating the same' [patent_app_type] => B2 [patent_app_number] => 09/150024 [patent_app_country] => US [patent_app_date] => 1998-09-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 10 [patent_no_of_words] => 1741 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 124 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/555/06555881.pdf [firstpage_image] =>[orig_patent_app_number] => 09150024 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1436513 [patent_doc_number] => 06355940 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-03-12 [patent_title] => 'Display device and semiconductor device having laser annealed semiconductor elements' [patent_app_type] => B1 [patent_app_number] => 09/148854 [patent_app_country] => US [patent_app_date] => 1998-09-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 19 [patent_figures_cnt] => 19 [patent_no_of_words] => 6471 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 122 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/355/06355940.pdf [firstpage_image] =>[orig_patent_app_number] => 09148854 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4277062 [patent_doc_number] => 06246095 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-06-12 [patent_title] => 'System and method for forming a uniform thin gate oxide layer' [patent_app_type] => 1 [patent_app_number] => 9/146418 [patent_app_country] => US [patent_app_date] => 1998-09-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 2 [patent_no_of_words] => 5398 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 82 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/246/06246095.pdf [firstpage_image] =>[orig_patent_app_number] => 146418 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4270969 [patent_doc_number] => 06323081 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-11-27 [patent_title] => 'Diffusion barrier layers and methods of forming same' [patent_app_type] => 1 [patent_app_number] => 9/146866 [patent_app_country] => US [patent_app_date] => 1998-09-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 8 [patent_no_of_words] => 5748 [patent_no_of_claims] => 34 [patent_no_of_ind_claims] => 10 [patent_words_short_claim] => 75 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/323/06323081.pdf [firstpage_image] =>[orig_patent_app_number] => 146866 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4333420 [patent_doc_number] => 06320222 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-11-20 [patent_title] => 'Structure and method for reducing threshold voltage variations due to dopant fluctuations' [patent_app_type] => 1 [patent_app_number] => 9/144202 [patent_app_country] => US [patent_app_date] => 1998-09-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 24 [patent_figures_cnt] => 32 [patent_no_of_words] => 7922 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 107 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/320/06320222.pdf [firstpage_image] =>[orig_patent_app_number] => 144202 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1140980 [patent_doc_number] => 06781212 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-08-24 [patent_title] => 'Selectively doped trench device isolation' [patent_app_type] => B1 [patent_app_number] => 09/143585 [patent_app_country] => US [patent_app_date] => 1998-08-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 11 [patent_no_of_words] => 4383 [patent_no_of_claims] => 34 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 108 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/781/06781212.pdf [firstpage_image] =>[orig_patent_app_number] => 09143585 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4310095 [patent_doc_number] => 06252273 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-06-26 [patent_title] => 'Nonvolatile reprogrammable interconnect cell with FN tunneling device for programming and erase' [patent_app_type] => 1 [patent_app_number] => 9/138838 [patent_app_country] => US [patent_app_date] => 1998-08-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 12 [patent_no_of_words] => 2948 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 209 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/252/06252273.pdf [firstpage_image] =>[orig_patent_app_number] => 138838 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1462437 [patent_doc_number] => 06350635 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-02-26 [patent_title] => 'Memory cell having a vertical transistor with buried source/drain and dual gates' [patent_app_type] => B1 [patent_app_number] => 09/139164 [patent_app_country] => US [patent_app_date] => 1998-08-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 24 [patent_no_of_words] => 7207 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 187 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/350/06350635.pdf [firstpage_image] =>[orig_patent_app_number] => 09139164 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4324457 [patent_doc_number] => 06249010 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-06-19 [patent_title] => 'Dielectric-based anti-fuse cell with polysilicon contact plug and method for its manufacture' [patent_app_type] => 1 [patent_app_number] => 9/135536 [patent_app_country] => US [patent_app_date] => 1998-08-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 17 [patent_no_of_words] => 4729 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 127 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/249/06249010.pdf [firstpage_image] =>[orig_patent_app_number] => 135536 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7643591 [patent_doc_number] => 06429450 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-08-06 [patent_title] => 'Method of manufacturing a field-effect transistor substantially consisting of organic materials' [patent_app_type] => B1 [patent_app_number] => 09/135416 [patent_app_country] => US [patent_app_date] => 1998-08-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 3 [patent_no_of_words] => 4982 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 9 [patent_words_short_claim] => 15 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/429/06429450.pdf [firstpage_image] =>[orig_patent_app_number] => 09135416 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7076924 [patent_doc_number] => 20010040269 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2001-11-15 [patent_title] => 'METHOD AND APPARATUS FOR FORMING A JUNCTIONLESS ANTIFUSE' [patent_app_type] => new [patent_app_number] => 09/131030 [patent_app_country] => US [patent_app_date] => 1998-08-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 14 [patent_no_of_words] => 4976 [patent_no_of_claims] => 32 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 42 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0040/20010040269.pdf [firstpage_image] =>[orig_patent_app_number] => 09131030 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4274809 [patent_doc_number] => 06307220 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-10-23 [patent_title] => 'Semiconductor device' [patent_app_type] => 1 [patent_app_number] => 9/129669 [patent_app_country] => US [patent_app_date] => 1998-08-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 23 [patent_no_of_words] => 9300 [patent_no_of_claims] => 75 [patent_no_of_ind_claims] => 9 [patent_words_short_claim] => 74 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/307/06307220.pdf [firstpage_image] =>[orig_patent_app_number] => 129669 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4344849 [patent_doc_number] => 06284656 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-09-04 [patent_title] => 'Copper metallurgy in integrated circuits' [patent_app_type] => 1 [patent_app_number] => 9/128859 [patent_app_country] => US [patent_app_date] => 1998-08-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 11 [patent_no_of_words] => 3033 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 81 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/284/06284656.pdf [firstpage_image] =>[orig_patent_app_number] => 128859 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4282589 [patent_doc_number] => 06281558 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-08-28 [patent_title] => 'Semiconductor device and manufacturing method thereof' [patent_app_type] => 1 [patent_app_number] => 9/126279 [patent_app_country] => US [patent_app_date] => 1998-07-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 24 [patent_figures_cnt] => 47 [patent_no_of_words] => 13948 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 344 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/281/06281558.pdf [firstpage_image] =>[orig_patent_app_number] => 126279 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4319771 [patent_doc_number] => 06242788 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-06-05 [patent_title] => 'Semiconductor device and a method of manufacturing the same' [patent_app_type] => 1 [patent_app_number] => 9/124059 [patent_app_country] => US [patent_app_date] => 1998-07-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 38 [patent_figures_cnt] => 74 [patent_no_of_words] => 12014 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 85 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/242/06242788.pdf [firstpage_image] =>[orig_patent_app_number] => 124059 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4162865 [patent_doc_number] => 06114714 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-09-05 [patent_title] => 'Antifuse development using .alpha.-c:h,n,f thin films' [patent_app_type] => 1 [patent_app_number] => 9/123094 [patent_app_country] => US [patent_app_date] => 1998-07-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 5 [patent_no_of_words] => 1921 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 50 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/114/06114714.pdf [firstpage_image] =>[orig_patent_app_number] => 123094 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1266481 [patent_doc_number] => 06661054 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-12-09 [patent_title] => 'Semiconductor device and method of fabricating the same' [patent_app_type] => B1 [patent_app_number] => 09/122094 [patent_app_country] => US [patent_app_date] => 1998-07-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 34 [patent_figures_cnt] => 49 [patent_no_of_words] => 7959 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 88 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/661/06661054.pdf [firstpage_image] =>[orig_patent_app_number] => 09122094 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4410471 [patent_doc_number] => 06271544 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-08-07 [patent_title] => 'SiC/Si heterostructure semiconductor switch and fabrication thereof' [patent_app_type] => 1 [patent_app_number] => 9/119998 [patent_app_country] => US [patent_app_date] => 1998-07-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 5 [patent_no_of_words] => 2613 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 70 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/271/06271544.pdf [firstpage_image] =>[orig_patent_app_number] => 119998 [rel_patent_id] =>[rel_patent_doc_number] =>)