Sarira Camilla Pourbohloul

Array ( [id] => 4427299 [patent_doc_number] => 06226722 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-05-01 [patent_title] => 'Integrated level two cache and controller with multiple ports, L1 bypass and concurrent accessing' [patent_app_type] => 1 [patent_app_number] => 8/245786 [patent_app_country] => US [patent_app_date] => 1994-05-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 6595 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 141 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/226/06226722.pdf [firstpage_image] =>[orig_patent_app_number] => 245786 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3839346 [patent_doc_number] => 05732239 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-03-24 [patent_title] => 'Method for operating a disk storage system which stores video data so as to maintain the continuity of a plurality of video streams' [patent_app_type] => 1 [patent_app_number] => 8/246220 [patent_app_country] => US [patent_app_date] => 1994-05-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 18 [patent_figures_cnt] => 25 [patent_no_of_words] => 14748 [patent_no_of_claims] => 31 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 144 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/732/05732239.pdf [firstpage_image] =>[orig_patent_app_number] => 246220 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3547712 [patent_doc_number] => 05557767 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-09-17 [patent_title] => 'Disk control system using identification codes for retrieving related data for storage in a read ahead cache' [patent_app_type] => 1 [patent_app_number] => 8/219896 [patent_app_country] => US [patent_app_date] => 1994-03-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 14 [patent_no_of_words] => 7371 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 246 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/557/05557767.pdf [firstpage_image] =>[orig_patent_app_number] => 219896 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3564234 [patent_doc_number] => 05572693 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-11-05 [patent_title] => 'Method and apparatus for controlling extended memory chips in a random block access operation' [patent_app_type] => 1 [patent_app_number] => 8/219142 [patent_app_country] => US [patent_app_date] => 1994-03-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 7 [patent_no_of_words] => 7381 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 94 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/572/05572693.pdf [firstpage_image] =>[orig_patent_app_number] => 219142 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3524036 [patent_doc_number] => 05564035 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-10-08 [patent_title] => 'Exclusive and/or partially inclusive extension cache system and method to minimize swapping therein' [patent_app_type] => 1 [patent_app_number] => 8/216802 [patent_app_country] => US [patent_app_date] => 1994-03-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 8 [patent_no_of_words] => 4837 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 230 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/564/05564035.pdf [firstpage_image] =>[orig_patent_app_number] => 216802 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3566134 [patent_doc_number] => 05574880 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-11-12 [patent_title] => 'Mechanism for performing wrap-around reads during split-wordline reads' [patent_app_type] => 1 [patent_app_number] => 8/212136 [patent_app_country] => US [patent_app_date] => 1994-03-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 9 [patent_no_of_words] => 3007 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 270 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/574/05574880.pdf [firstpage_image] =>[orig_patent_app_number] => 212136 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3660563 [patent_doc_number] => 05638508 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-06-10 [patent_title] => 'Method and a system for processing a log record' [patent_app_type] => 1 [patent_app_number] => 8/208044 [patent_app_country] => US [patent_app_date] => 1994-03-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 4152 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 207 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/638/05638508.pdf [firstpage_image] =>[orig_patent_app_number] => 208044 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4204011 [patent_doc_number] => 06151661 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-11-21 [patent_title] => 'Cache memory storage space management system and method' [patent_app_type] => 1 [patent_app_number] => 8/205737 [patent_app_country] => US [patent_app_date] => 1994-03-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 4 [patent_no_of_words] => 3132 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 277 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/151/06151661.pdf [firstpage_image] =>[orig_patent_app_number] => 205737 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3564410 [patent_doc_number] => 05572703 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-11-05 [patent_title] => 'Method and apparatus for snoop stretching using signals that convey snoop results' [patent_app_type] => 1 [patent_app_number] => 8/203802 [patent_app_country] => US [patent_app_date] => 1994-03-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 13 [patent_no_of_words] => 8180 [patent_no_of_claims] => 40 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 123 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/572/05572703.pdf [firstpage_image] =>[orig_patent_app_number] => 203802 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3601003 [patent_doc_number] => 05550995 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-08-27 [patent_title] => 'Memory cache with automatic alliased entry invalidation and method of operation' [patent_app_type] => 1 [patent_app_number] => 8/176812 [patent_app_country] => US [patent_app_date] => 1994-01-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 5453 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 236 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/550/05550995.pdf [firstpage_image] =>[orig_patent_app_number] => 176812 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3660035 [patent_doc_number] => 05630099 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-05-13 [patent_title] => 'Non-volatile memory array controller capable of controlling memory banks having variable bit widths' [patent_app_type] => 1 [patent_app_number] => 8/166124 [patent_app_country] => US [patent_app_date] => 1993-12-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 5621 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 265 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/630/05630099.pdf [firstpage_image] =>[orig_patent_app_number] => 166124 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3677868 [patent_doc_number] => 05600556 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-02-04 [patent_title] => 'Word processor that automatically capitalizes the first letter of sentence' [patent_app_type] => 1 [patent_app_number] => 8/164836 [patent_app_country] => US [patent_app_date] => 1993-12-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 21 [patent_no_of_words] => 4211 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 393 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/600/05600556.pdf [firstpage_image] =>[orig_patent_app_number] => 164836 [rel_patent_id] =>[rel_patent_doc_number] =>)