Sarira Camilla Pourbohloul

Array ( [id] => 3625704 [patent_doc_number] => 05566322 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-10-15 [patent_title] => 'Method and apparatus for performing read accesses from a counter which avoid large rollover error when multiple read access cycles are used' [patent_app_type] => 1 [patent_app_number] => 8/154774 [patent_app_country] => US [patent_app_date] => 1993-11-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 4 [patent_no_of_words] => 5307 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 121 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/566/05566322.pdf [firstpage_image] =>[orig_patent_app_number] => 154774 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3612436 [patent_doc_number] => 05559993 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-09-24 [patent_title] => 'Hardware circuit for securing a computer against undesired write and/or read operations' [patent_app_type] => 1 [patent_app_number] => 8/153164 [patent_app_country] => US [patent_app_date] => 1993-11-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 7530 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 379 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/559/05559993.pdf [firstpage_image] =>[orig_patent_app_number] => 153164 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3569757 [patent_doc_number] => 05544345 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-08-06 [patent_title] => 'Coherence controls for store-multiple shared data coordinated by cache directory entries in a shared electronic storage' [patent_app_type] => 1 [patent_app_number] => 8/148707 [patent_app_country] => US [patent_app_date] => 1993-11-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 22 [patent_figures_cnt] => 24 [patent_no_of_words] => 22937 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 382 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/544/05544345.pdf [firstpage_image] =>[orig_patent_app_number] => 148707 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3943615 [patent_doc_number] => 05878245 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-03-02 [patent_title] => 'High performance load/store functional unit and data cache' [patent_app_type] => 1 [patent_app_number] => 8/146376 [patent_app_country] => US [patent_app_date] => 1993-10-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 23 [patent_figures_cnt] => 29 [patent_no_of_words] => 14408 [patent_no_of_claims] => 28 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 174 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/878/05878245.pdf [firstpage_image] =>[orig_patent_app_number] => 146376 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3661627 [patent_doc_number] => 05606687 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-02-25 [patent_title] => 'Method and apparatus for optimizing supervisor mode store operations in a data cache' [patent_app_type] => 1 [patent_app_number] => 8/132795 [patent_app_country] => US [patent_app_date] => 1993-10-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 2261 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 221 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/606/05606687.pdf [firstpage_image] =>[orig_patent_app_number] => 132795 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3521749 [patent_doc_number] => 05588135 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-12-24 [patent_title] => 'Data processing device in a virtual memory having a paging function' [patent_app_type] => 1 [patent_app_number] => 8/133220 [patent_app_country] => US [patent_app_date] => 1993-10-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 12 [patent_no_of_words] => 8921 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 179 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/588/05588135.pdf [firstpage_image] =>[orig_patent_app_number] => 133220 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4381170 [patent_doc_number] => 06256704 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-07-03 [patent_title] => 'Task management for data accesses to multiple logical partitions on physical disk drives in computer systems' [patent_app_type] => 1 [patent_app_number] => 8/122828 [patent_app_country] => US [patent_app_date] => 1993-09-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 11 [patent_no_of_words] => 3969 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 205 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/256/06256704.pdf [firstpage_image] =>[orig_patent_app_number] => 122828 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3621339 [patent_doc_number] => 05590308 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-12-31 [patent_title] => 'Method and apparatus for reducing false invalidations in distributed systems' [patent_app_type] => 1 [patent_app_number] => 8/115501 [patent_app_country] => US [patent_app_date] => 1993-09-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 5 [patent_no_of_words] => 7336 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 206 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/590/05590308.pdf [firstpage_image] =>[orig_patent_app_number] => 115501 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3600142 [patent_doc_number] => 05553263 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-09-03 [patent_title] => 'Cache memory system with fault tolerance having concurrently operational cache controllers processing disjoint groups of memory' [patent_app_type] => 1 [patent_app_number] => 8/092835 [patent_app_country] => US [patent_app_date] => 1993-07-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 9069 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 389 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/553/05553263.pdf [firstpage_image] =>[orig_patent_app_number] => 092835 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4200052 [patent_doc_number] => 06021477 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-02-01 [patent_title] => 'Multiple mode memory module' [patent_app_type] => 1 [patent_app_number] => 8/092628 [patent_app_country] => US [patent_app_date] => 1993-07-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 20 [patent_figures_cnt] => 22 [patent_no_of_words] => 6689 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 177 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/021/06021477.pdf [firstpage_image] =>[orig_patent_app_number] => 092628 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3625680 [patent_doc_number] => 05566320 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-10-15 [patent_title] => 'Memory storage access control circuit for coupled mask-programmed microcontrollers' [patent_app_type] => 1 [patent_app_number] => 8/086925 [patent_app_country] => US [patent_app_date] => 1993-07-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 6 [patent_no_of_words] => 6598 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 623 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/566/05566320.pdf [firstpage_image] =>[orig_patent_app_number] => 086925 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3674609 [patent_doc_number] => 05657476 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-08-12 [patent_title] => 'Signal processor with delay line management logic' [patent_app_type] => 1 [patent_app_number] => 8/078726 [patent_app_country] => US [patent_app_date] => 1993-06-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 6 [patent_no_of_words] => 7015 [patent_no_of_claims] => 27 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 108 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/657/05657476.pdf [firstpage_image] =>[orig_patent_app_number] => 078726 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3505750 [patent_doc_number] => 05537578 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-07-16 [patent_title] => 'Transparent driving partition for processing logical volumes to be recorded onto optical media' [patent_app_type] => 1 [patent_app_number] => 8/049470 [patent_app_country] => US [patent_app_date] => 1993-04-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 8 [patent_no_of_words] => 4021 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 256 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/537/05537578.pdf [firstpage_image] =>[orig_patent_app_number] => 049470 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3701821 [patent_doc_number] => 05604884 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-02-18 [patent_title] => 'Burst SRAMS for use with a high speed clock' [patent_app_type] => 1 [patent_app_number] => 8/034288 [patent_app_country] => US [patent_app_date] => 1993-03-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 10 [patent_no_of_words] => 7278 [patent_no_of_claims] => 1 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 256 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/604/05604884.pdf [firstpage_image] =>[orig_patent_app_number] => 034288 [rel_patent_id] =>[rel_patent_doc_number] =>)