
Scott A. Smith
Examiner (ID: 5262, Phone: (571)272-4469 , Office: P/3721 )
| Most Active Art Unit | 3721 |
| Art Unit(s) | 3731, 3204, 3727, 3721, 3616, 3205 |
| Total Applications | 3908 |
| Issued Applications | 3490 |
| Pending Applications | 118 |
| Abandoned Applications | 330 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 4892021
[patent_doc_number] => 20080101118
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-05-01
[patent_title] => 'METHOD FOR PREVENTING OVER-ERASING OF UNUSED COLUMN REDUNDANT MEMORY CELLS IN A FLASH MEMORY HAVING SINGLE-TRANSISTOR MEMORY CELLS'
[patent_app_type] => utility
[patent_app_number] => 11/553393
[patent_app_country] => US
[patent_app_date] => 2006-10-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 3247
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0101/20080101118.pdf
[firstpage_image] =>[orig_patent_app_number] => 11553393
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/553393 | Method for preventing over-erasing of unused column redundant memory cells in a flash memory having single-transistor memory cells | Oct 25, 2006 | Issued |
Array
(
[id] => 5251876
[patent_doc_number] => 20070133332
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-06-14
[patent_title] => 'Semiconductor memory apparatus'
[patent_app_type] => utility
[patent_app_number] => 11/585873
[patent_app_country] => US
[patent_app_date] => 2006-10-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 2820
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0133/20070133332.pdf
[firstpage_image] =>[orig_patent_app_number] => 11585873
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/585873 | Semiconductor memory apparatus | Oct 24, 2006 | Issued |
Array
(
[id] => 850431
[patent_doc_number] => 07382656
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-06-03
[patent_title] => 'Nonvolatile memory with program while program verify'
[patent_app_type] => utility
[patent_app_number] => 11/552293
[patent_app_country] => US
[patent_app_date] => 2006-10-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 9
[patent_no_of_words] => 6836
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 101
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/382/07382656.pdf
[firstpage_image] =>[orig_patent_app_number] => 11552293
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/552293 | Nonvolatile memory with program while program verify | Oct 23, 2006 | Issued |
Array
(
[id] => 5078155
[patent_doc_number] => 20070121379
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-05-31
[patent_title] => 'Electrically writable nonvolatile memory'
[patent_app_type] => utility
[patent_app_number] => 11/584589
[patent_app_country] => US
[patent_app_date] => 2006-10-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 4976
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0121/20070121379.pdf
[firstpage_image] =>[orig_patent_app_number] => 11584589
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/584589 | Electrically writable nonvolatile memory | Oct 22, 2006 | Issued |
Array
(
[id] => 596500
[patent_doc_number] => 07440307
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-10-21
[patent_title] => 'Memory'
[patent_app_type] => utility
[patent_app_number] => 11/584491
[patent_app_country] => US
[patent_app_date] => 2006-10-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 20
[patent_no_of_words] => 9842
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 133
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/440/07440307.pdf
[firstpage_image] =>[orig_patent_app_number] => 11584491
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/584491 | Memory | Oct 22, 2006 | Issued |
Array
(
[id] => 588521
[patent_doc_number] => 07457175
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2008-11-25
[patent_title] => 'Dual data rate memory strobe checker'
[patent_app_type] => utility
[patent_app_number] => 11/552107
[patent_app_country] => US
[patent_app_date] => 2006-10-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 5
[patent_no_of_words] => 2158
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 130
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/457/07457175.pdf
[firstpage_image] =>[orig_patent_app_number] => 11552107
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/552107 | Dual data rate memory strobe checker | Oct 22, 2006 | Issued |
Array
(
[id] => 308444
[patent_doc_number] => 07532522
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-05-12
[patent_title] => 'Memory and low offset clamp bias circuit thereof'
[patent_app_type] => utility
[patent_app_number] => 11/551387
[patent_app_country] => US
[patent_app_date] => 2006-10-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 7
[patent_no_of_words] => 4175
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 144
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/532/07532522.pdf
[firstpage_image] =>[orig_patent_app_number] => 11551387
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/551387 | Memory and low offset clamp bias circuit thereof | Oct 19, 2006 | Issued |
Array
(
[id] => 5039389
[patent_doc_number] => 20070091671
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-04-26
[patent_title] => 'Nonvolatile memory device with write error suppressed in reading data'
[patent_app_type] => utility
[patent_app_number] => 11/582983
[patent_app_country] => US
[patent_app_date] => 2006-10-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 20
[patent_no_of_words] => 13516
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0091/20070091671.pdf
[firstpage_image] =>[orig_patent_app_number] => 11582983
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/582983 | Nonvolatile memory device with write error suppressed in reading data | Oct 18, 2006 | Issued |
Array
(
[id] => 5147271
[patent_doc_number] => 20070047325
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-03-01
[patent_title] => 'Method and apparatus for discharging a memory cell in a memory device after an erase operation'
[patent_app_type] => utility
[patent_app_number] => 11/583625
[patent_app_country] => US
[patent_app_date] => 2006-10-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 2315
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0047/20070047325.pdf
[firstpage_image] =>[orig_patent_app_number] => 11583625
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/583625 | Method and apparatus for discharging a memory cell in a memory device after an erase operation | Oct 17, 2006 | Issued |
Array
(
[id] => 5039426
[patent_doc_number] => 20070091708
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-04-26
[patent_title] => 'Semiconductor storage device'
[patent_app_type] => utility
[patent_app_number] => 11/580061
[patent_app_country] => US
[patent_app_date] => 2006-10-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 6293
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0091/20070091708.pdf
[firstpage_image] =>[orig_patent_app_number] => 11580061
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/580061 | Semiconductor storage device | Oct 12, 2006 | Issued |
Array
(
[id] => 4482183
[patent_doc_number] => 07907442
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-03-15
[patent_title] => 'Semiconductor integrated circuit'
[patent_app_type] => utility
[patent_app_number] => 12/445075
[patent_app_country] => US
[patent_app_date] => 2006-10-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 11
[patent_no_of_words] => 9169
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 272
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/907/07907442.pdf
[firstpage_image] =>[orig_patent_app_number] => 12445075
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/445075 | Semiconductor integrated circuit | Oct 11, 2006 | Issued |
Array
(
[id] => 5134881
[patent_doc_number] => 20070076510
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-04-05
[patent_title] => 'Method of Reducing Disturbs in Non-Volatile Memory'
[patent_app_type] => utility
[patent_app_number] => 11/538521
[patent_app_country] => US
[patent_app_date] => 2006-10-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 8160
[patent_no_of_claims] => 1
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0076/20070076510.pdf
[firstpage_image] =>[orig_patent_app_number] => 11538521
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/538521 | Method of reducing disturbs in non-volatile memory | Oct 3, 2006 | Issued |
Array
(
[id] => 906090
[patent_doc_number] => 07336548
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-02-26
[patent_title] => 'Clock generating circuit with multiple modes of operation'
[patent_app_type] => utility
[patent_app_number] => 11/542918
[patent_app_country] => US
[patent_app_date] => 2006-10-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 14
[patent_no_of_words] => 6428
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 79
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/336/07336548.pdf
[firstpage_image] =>[orig_patent_app_number] => 11542918
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/542918 | Clock generating circuit with multiple modes of operation | Oct 2, 2006 | Issued |
Array
(
[id] => 798583
[patent_doc_number] => 07428176
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-09-23
[patent_title] => 'Charge pump for programmable semiconductor memory'
[patent_app_type] => utility
[patent_app_number] => 11/541885
[patent_app_country] => US
[patent_app_date] => 2006-10-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 2167
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 67
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/428/07428176.pdf
[firstpage_image] =>[orig_patent_app_number] => 11541885
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/541885 | Charge pump for programmable semiconductor memory | Oct 1, 2006 | Issued |
Array
(
[id] => 5240985
[patent_doc_number] => 20070019476
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-01-25
[patent_title] => 'Method and apparatus for programming single-poly pFET-based nonvolatile memory cells'
[patent_app_type] => utility
[patent_app_number] => 11/528150
[patent_app_country] => US
[patent_app_date] => 2006-09-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 6514
[patent_no_of_claims] => 36
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0019/20070019476.pdf
[firstpage_image] =>[orig_patent_app_number] => 11528150
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/528150 | Method and apparatus for programming single-poly pFET-based nonvolatile memory cells | Sep 25, 2006 | Issued |
Array
(
[id] => 5240986
[patent_doc_number] => 20070019477
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-01-25
[patent_title] => 'Method and apparatus for programming single-poly pFET-based nonvolatile memory cells'
[patent_app_type] => utility
[patent_app_number] => 11/528262
[patent_app_country] => US
[patent_app_date] => 2006-09-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 6514
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0019/20070019477.pdf
[firstpage_image] =>[orig_patent_app_number] => 11528262
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/528262 | Method and apparatus for programming single-poly pFET-based nonvolatile memory cells | Sep 25, 2006 | Issued |
Array
(
[id] => 5240984
[patent_doc_number] => 20070019475
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-01-25
[patent_title] => 'Method and apparatus for programming single-poly pFET-based nonvolatile memory cells'
[patent_app_type] => utility
[patent_app_number] => 11/528069
[patent_app_country] => US
[patent_app_date] => 2006-09-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 6513
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0019/20070019475.pdf
[firstpage_image] =>[orig_patent_app_number] => 11528069
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/528069 | Method and apparatus for programming single-poly pFET-based nonvolatile memory cells | Sep 25, 2006 | Issued |
Array
(
[id] => 416661
[patent_doc_number] => 07280403
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2007-10-09
[patent_title] => 'Flash memory device with improved programming performance'
[patent_app_type] => utility
[patent_app_number] => 11/522600
[patent_app_country] => US
[patent_app_date] => 2006-09-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 2688
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 145
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/280/07280403.pdf
[firstpage_image] =>[orig_patent_app_number] => 11522600
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/522600 | Flash memory device with improved programming performance | Sep 17, 2006 | Issued |
Array
(
[id] => 6491555
[patent_doc_number] => 20100214828
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-08-26
[patent_title] => 'SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 12/377271
[patent_app_country] => US
[patent_app_date] => 2006-09-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 9229
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0214/20100214828.pdf
[firstpage_image] =>[orig_patent_app_number] => 12377271
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/377271 | Semiconductor device | Sep 14, 2006 | Issued |
Array
(
[id] => 4937616
[patent_doc_number] => 20080074933
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-03-27
[patent_title] => 'RANDOM CACHE READ'
[patent_app_type] => utility
[patent_app_number] => 11/515629
[patent_app_country] => US
[patent_app_date] => 2006-09-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 4333
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0074/20080074933.pdf
[firstpage_image] =>[orig_patent_app_number] => 11515629
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/515629 | Random cache read | Sep 4, 2006 | Issued |