Scott A. Smith

Array ( [id] => 5767981 [patent_doc_number] => 20050265104 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-12-01 [patent_title] => 'Method and system for providing independent bank refresh for volatile memories' [patent_app_type] => utility [patent_app_number] => 10/982691 [patent_app_country] => US [patent_app_date] => 2004-11-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 3918 [patent_no_of_claims] => 29 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0265/20050265104.pdf [firstpage_image] =>[orig_patent_app_number] => 10982691 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 572991 [patent_doc_number] => 07158418 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-01-02 [patent_title] => 'Non-volatile memory device capable of changing increment of program voltage to mode of operation' [patent_app_type] => utility [patent_app_number] => 10/976383 [patent_app_country] => US [patent_app_date] => 2004-10-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 4646 [patent_no_of_claims] => 29 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 89 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/158/07158418.pdf [firstpage_image] =>[orig_patent_app_number] => 10976383 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 980388 [patent_doc_number] => 06930916 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-08-16 [patent_title] => 'High speed low voltage driver' [patent_app_type] => utility [patent_app_number] => 10/973312 [patent_app_country] => US [patent_app_date] => 2004-10-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 4 [patent_no_of_words] => 4050 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 75 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/930/06930916.pdf [firstpage_image] =>[orig_patent_app_number] => 10973312 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 267938 [patent_doc_number] => 07567467 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-07-28 [patent_title] => 'Method and apparatus for data inversion in memory device' [patent_app_type] => utility [patent_app_number] => 10/966246 [patent_app_country] => US [patent_app_date] => 2004-10-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 8 [patent_no_of_words] => 2942 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 49 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/567/07567467.pdf [firstpage_image] =>[orig_patent_app_number] => 10966246 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6937711 [patent_doc_number] => 20050111272 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-05-26 [patent_title] => 'Method for analyzing defect of SRAM cell' [patent_app_type] => utility [patent_app_number] => 10/966081 [patent_app_country] => US [patent_app_date] => 2004-10-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 2920 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0111/20050111272.pdf [firstpage_image] =>[orig_patent_app_number] => 10966081 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7215269 [patent_doc_number] => 20050044459 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-02-24 [patent_title] => 'Redundant memory structure using bad bit pointers' [patent_app_type] => utility [patent_app_number] => 10/961501 [patent_app_country] => US [patent_app_date] => 2004-10-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 7556 [patent_no_of_claims] => 33 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0044/20050044459.pdf [firstpage_image] =>[orig_patent_app_number] => 10961501 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 793874 [patent_doc_number] => 06982921 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-01-03 [patent_title] => 'Multiple configuration multiple chip memory device and method' [patent_app_type] => utility [patent_app_number] => 10/961576 [patent_app_country] => US [patent_app_date] => 2004-10-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 3896 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 222 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/982/06982921.pdf [firstpage_image] =>[orig_patent_app_number] => 10961576 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7126241 [patent_doc_number] => 20050057985 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-03-17 [patent_title] => 'Method and apparatus for dynamically hiding a defect in an embedded memory' [patent_app_type] => utility [patent_app_number] => 10/957602 [patent_app_country] => US [patent_app_date] => 2004-10-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 3598 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0057/20050057985.pdf [firstpage_image] =>[orig_patent_app_number] => 10957602 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7604359 [patent_doc_number] => 07116576 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-10-03 [patent_title] => 'Sensing the state of a storage cell including a magnetic element' [patent_app_type] => utility [patent_app_number] => 10/957058 [patent_app_country] => US [patent_app_date] => 2004-10-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 17 [patent_no_of_words] => 5180 [patent_no_of_claims] => 32 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 78 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/116/07116576.pdf [firstpage_image] =>[orig_patent_app_number] => 10957058 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 732767 [patent_doc_number] => 07042800 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-05-09 [patent_title] => 'Method and memory system in which operating mode is set using address signal' [patent_app_type] => utility [patent_app_number] => 10/951881 [patent_app_country] => US [patent_app_date] => 2004-09-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 5865 [patent_no_of_claims] => 56 [patent_no_of_ind_claims] => 10 [patent_words_short_claim] => 97 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/042/07042800.pdf [firstpage_image] =>[orig_patent_app_number] => 10951881 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7204368 [patent_doc_number] => 20050052911 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-03-10 [patent_title] => 'Semiconductor device having a redundant memory cell and method for recovering the same' [patent_app_type] => utility [patent_app_number] => 10/951490 [patent_app_country] => US [patent_app_date] => 2004-09-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 32 [patent_figures_cnt] => 32 [patent_no_of_words] => 16894 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0052/20050052911.pdf [firstpage_image] =>[orig_patent_app_number] => 10951490 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7031565 [patent_doc_number] => 20050030074 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-02-10 [patent_title] => 'Semiconductor device having PLL-circuit' [patent_app_type] => utility [patent_app_number] => 10/941996 [patent_app_country] => US [patent_app_date] => 2004-09-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 4380 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0030/20050030074.pdf [firstpage_image] =>[orig_patent_app_number] => 10941996 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5900609 [patent_doc_number] => 20060044910 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-03-02 [patent_title] => 'TEMPERATURE-DEPENDENT DRAM SELF-REFRESH CIRCUIT' [patent_app_type] => utility [patent_app_number] => 10/940231 [patent_app_country] => US [patent_app_date] => 2004-09-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 3932 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0044/20060044910.pdf [firstpage_image] =>[orig_patent_app_number] => 10940231 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6916915 [patent_doc_number] => 20050094476 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-05-05 [patent_title] => 'Semiconductor memory device using ferroelectric capacitor, and semiconductor device with the same' [patent_app_type] => utility [patent_app_number] => 10/937489 [patent_app_country] => US [patent_app_date] => 2004-09-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 16 [patent_no_of_words] => 6683 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0094/20050094476.pdf [firstpage_image] =>[orig_patent_app_number] => 10937489 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7126250 [patent_doc_number] => 20050057994 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-03-17 [patent_title] => 'Non-volatile semiconductor memory device with expected value comparison capability' [patent_app_type] => utility [patent_app_number] => 10/935289 [patent_app_country] => US [patent_app_date] => 2004-09-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 8311 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0057/20050057994.pdf [firstpage_image] =>[orig_patent_app_number] => 10935289 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 776056 [patent_doc_number] => 07002865 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-02-21 [patent_title] => 'Nonvolatile semiconductor memory device' [patent_app_type] => utility [patent_app_number] => 10/935278 [patent_app_country] => US [patent_app_date] => 2004-09-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 5717 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 123 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/002/07002865.pdf [firstpage_image] =>[orig_patent_app_number] => 10935278 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7156952 [patent_doc_number] => 20050083751 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-04-21 [patent_title] => 'Semiconductor integrated circuit device' [patent_app_type] => utility [patent_app_number] => 10/935581 [patent_app_country] => US [patent_app_date] => 2004-09-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 5212 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0083/20050083751.pdf [firstpage_image] =>[orig_patent_app_number] => 10935581 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 614145 [patent_doc_number] => 07149118 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-12-12 [patent_title] => 'Method and apparatus for programming single-poly pFET-based nonvolatile memory cells' [patent_app_type] => utility [patent_app_number] => 10/936282 [patent_app_country] => US [patent_app_date] => 2004-09-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 15 [patent_no_of_words] => 6546 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 61 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/149/07149118.pdf [firstpage_image] =>[orig_patent_app_number] => 10936282 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 762122 [patent_doc_number] => 07016252 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-03-21 [patent_title] => 'High speed low voltage driver' [patent_app_type] => utility [patent_app_number] => 10/932529 [patent_app_country] => US [patent_app_date] => 2004-09-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 4 [patent_no_of_words] => 4051 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 85 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/016/07016252.pdf [firstpage_image] =>[orig_patent_app_number] => 10932529 [rel_patent_id] =>[rel_patent_doc_number] =>)