
Scott A. Smith
Examiner (ID: 5262, Phone: (571)272-4469 , Office: P/3721 )
| Most Active Art Unit | 3721 |
| Art Unit(s) | 3731, 3204, 3727, 3721, 3616, 3205 |
| Total Applications | 3908 |
| Issued Applications | 3490 |
| Pending Applications | 118 |
| Abandoned Applications | 330 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 7141721
[patent_doc_number] => 20050117389
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-06-02
[patent_title] => 'Easy axis magnetic amplifier'
[patent_app_type] => utility
[patent_app_number] => 10/725985
[patent_app_country] => US
[patent_app_date] => 2003-12-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3766
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0117/20050117389.pdf
[firstpage_image] =>[orig_patent_app_number] => 10725985
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/725985 | Easy axis magnetic amplifier | Dec 1, 2003 | Issued |
Array
(
[id] => 7087742
[patent_doc_number] => 20050007854
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-01-13
[patent_title] => 'No-precharge FAMOS cell and latch circuit in a memory device'
[patent_app_type] => utility
[patent_app_number] => 10/727087
[patent_app_country] => US
[patent_app_date] => 2003-12-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 4385
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0007/20050007854.pdf
[firstpage_image] =>[orig_patent_app_number] => 10727087
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/727087 | No-precharge FAMOS cell and latch circuit in a memory device | Dec 1, 2003 | Issued |
Array
(
[id] => 768556
[patent_doc_number] => 07009869
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-03-07
[patent_title] => 'Dynamic memory cell'
[patent_app_type] => utility
[patent_app_number] => 10/723289
[patent_app_country] => US
[patent_app_date] => 2003-11-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 4
[patent_no_of_words] => 2946
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 171
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/009/07009869.pdf
[firstpage_image] =>[orig_patent_app_number] => 10723289
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/723289 | Dynamic memory cell | Nov 24, 2003 | Issued |
Array
(
[id] => 1007131
[patent_doc_number] => 06906942
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-06-14
[patent_title] => 'Programmable mask ROM building element and process of manufacture'
[patent_app_type] => utility
[patent_app_number] => 10/717781
[patent_app_country] => US
[patent_app_date] => 2003-11-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 6656
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 46
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/906/06906942.pdf
[firstpage_image] =>[orig_patent_app_number] => 10717781
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/717781 | Programmable mask ROM building element and process of manufacture | Nov 19, 2003 | Issued |
Array
(
[id] => 1122878
[patent_doc_number] => 06798700
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2004-09-28
[patent_title] => 'Methods of reading and/or writing data to memory devices including multiple write circuits and/or virtual ground lines and related devices'
[patent_app_type] => B2
[patent_app_number] => 10/718344
[patent_app_country] => US
[patent_app_date] => 2003-11-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 5823
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 201
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/798/06798700.pdf
[firstpage_image] =>[orig_patent_app_number] => 10718344
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/718344 | Methods of reading and/or writing data to memory devices including multiple write circuits and/or virtual ground lines and related devices | Nov 19, 2003 | Issued |
Array
(
[id] => 991604
[patent_doc_number] => 06920065
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-07-19
[patent_title] => 'Magnetic storage element, recording method using the same, and magnetic storage device'
[patent_app_type] => utility
[patent_app_number] => 10/713885
[patent_app_country] => US
[patent_app_date] => 2003-11-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 26
[patent_no_of_words] => 12037
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 91
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/920/06920065.pdf
[firstpage_image] =>[orig_patent_app_number] => 10713885
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/713885 | Magnetic storage element, recording method using the same, and magnetic storage device | Nov 13, 2003 | Issued |
| 10/476887 | Nonvolatile semiconductor storage device | Nov 13, 2003 | Abandoned |
Array
(
[id] => 991636
[patent_doc_number] => 06920078
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-07-19
[patent_title] => 'CMOS image sensor having row decoder capable of shutter timing control'
[patent_app_type] => utility
[patent_app_number] => 10/706778
[patent_app_country] => US
[patent_app_date] => 2003-11-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 16
[patent_no_of_words] => 3773
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 141
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/920/06920078.pdf
[firstpage_image] =>[orig_patent_app_number] => 10706778
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/706778 | CMOS image sensor having row decoder capable of shutter timing control | Nov 11, 2003 | Issued |
Array
(
[id] => 784581
[patent_doc_number] => 06992947
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2006-01-31
[patent_title] => 'Dual-port SRAM in a programmable logic device'
[patent_app_type] => utility
[patent_app_number] => 10/696209
[patent_app_country] => US
[patent_app_date] => 2003-10-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 16
[patent_no_of_words] => 7318
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 93
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/992/06992947.pdf
[firstpage_image] =>[orig_patent_app_number] => 10696209
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/696209 | Dual-port SRAM in a programmable logic device | Oct 27, 2003 | Issued |
Array
(
[id] => 980452
[patent_doc_number] => 06930945
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-08-16
[patent_title] => 'Semiconductor memory device and control method thereof'
[patent_app_type] => utility
[patent_app_number] => 10/692383
[patent_app_country] => US
[patent_app_date] => 2003-10-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 14596
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 176
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/930/06930945.pdf
[firstpage_image] =>[orig_patent_app_number] => 10692383
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/692383 | Semiconductor memory device and control method thereof | Oct 22, 2003 | Issued |
Array
(
[id] => 7376701
[patent_doc_number] => 20040081004
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-04-29
[patent_title] => 'MRAM and data writing method therefor'
[patent_app_type] => new
[patent_app_number] => 10/690287
[patent_app_country] => US
[patent_app_date] => 2003-10-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 8633
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 25
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0081/20040081004.pdf
[firstpage_image] =>[orig_patent_app_number] => 10690287
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/690287 | MRAM and data writing method therefor | Oct 20, 2003 | Issued |
Array
(
[id] => 964892
[patent_doc_number] => 06950327
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-09-27
[patent_title] => 'Semiconductor memory device and electronic apparatus mounting the same'
[patent_app_type] => utility
[patent_app_number] => 10/686583
[patent_app_country] => US
[patent_app_date] => 2003-10-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 21
[patent_no_of_words] => 9841
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 170
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/950/06950327.pdf
[firstpage_image] =>[orig_patent_app_number] => 10686583
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/686583 | Semiconductor memory device and electronic apparatus mounting the same | Oct 16, 2003 | Issued |
Array
(
[id] => 7284459
[patent_doc_number] => 20040145848
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-07-29
[patent_title] => 'Molecular memory integrated circuit utilizing non-vibrating cantilevers'
[patent_app_type] => new
[patent_app_number] => 10/684883
[patent_app_country] => US
[patent_app_date] => 2003-10-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 4731
[patent_no_of_claims] => 47
[patent_no_of_ind_claims] => 16
[patent_words_short_claim] => 51
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0145/20040145848.pdf
[firstpage_image] =>[orig_patent_app_number] => 10684883
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/684883 | Molecular memory integrated circuit utilizing non-vibrating cantilevers | Oct 13, 2003 | Issued |
Array
(
[id] => 1095593
[patent_doc_number] => 06826095
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2004-11-30
[patent_title] => 'Method and apparatus for data inversion in memory device'
[patent_app_type] => B2
[patent_app_number] => 10/681014
[patent_app_country] => US
[patent_app_date] => 2003-10-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 8
[patent_no_of_words] => 2922
[patent_no_of_claims] => 29
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 92
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/826/06826095.pdf
[firstpage_image] =>[orig_patent_app_number] => 10681014
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/681014 | Method and apparatus for data inversion in memory device | Oct 6, 2003 | Issued |
Array
(
[id] => 628380
[patent_doc_number] => 07136300
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-11-14
[patent_title] => 'Magnetic memory device including groups of series-connected memory elements'
[patent_app_type] => utility
[patent_app_number] => 10/680483
[patent_app_country] => US
[patent_app_date] => 2003-10-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 7
[patent_no_of_words] => 3824
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 52
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/136/07136300.pdf
[firstpage_image] =>[orig_patent_app_number] => 10680483
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/680483 | Magnetic memory device including groups of series-connected memory elements | Oct 5, 2003 | Issued |
Array
(
[id] => 762118
[patent_doc_number] => 07016250
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-03-21
[patent_title] => 'Voltage regulator and data path for a memory device'
[patent_app_type] => utility
[patent_app_number] => 10/678722
[patent_app_country] => US
[patent_app_date] => 2003-10-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 7
[patent_no_of_words] => 4981
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 61
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/016/07016250.pdf
[firstpage_image] =>[orig_patent_app_number] => 10678722
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/678722 | Voltage regulator and data path for a memory device | Oct 2, 2003 | Issued |
Array
(
[id] => 7115500
[patent_doc_number] => 20050068801
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-03-31
[patent_title] => 'Leakage tolerant register file'
[patent_app_type] => utility
[patent_app_number] => 10/676985
[patent_app_country] => US
[patent_app_date] => 2003-09-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 3624
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0068/20050068801.pdf
[firstpage_image] =>[orig_patent_app_number] => 10676985
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/676985 | Leakage tolerant register file | Sep 29, 2003 | Issued |
Array
(
[id] => 7268811
[patent_doc_number] => 20040057329
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-03-25
[patent_title] => 'Semiconductor memory device'
[patent_app_type] => new
[patent_app_number] => 10/671475
[patent_app_country] => US
[patent_app_date] => 2003-09-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 10730
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 222
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0057/20040057329.pdf
[firstpage_image] =>[orig_patent_app_number] => 10671475
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/671475 | Semiconductor memory device | Sep 28, 2003 | Issued |
Array
(
[id] => 997789
[patent_doc_number] => 06914803
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-07-05
[patent_title] => 'Low-power semiconductor memory device'
[patent_app_type] => utility
[patent_app_number] => 10/671513
[patent_app_country] => US
[patent_app_date] => 2003-09-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 26
[patent_no_of_words] => 10130
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 64
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/914/06914803.pdf
[firstpage_image] =>[orig_patent_app_number] => 10671513
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/671513 | Low-power semiconductor memory device | Sep 28, 2003 | Issued |
Array
(
[id] => 949474
[patent_doc_number] => 06963510
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2005-11-08
[patent_title] => 'Programmable capacitor and method of operating same'
[patent_app_type] => utility
[patent_app_number] => 10/669588
[patent_app_country] => US
[patent_app_date] => 2003-09-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 13
[patent_no_of_words] => 4689
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 82
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/963/06963510.pdf
[firstpage_image] =>[orig_patent_app_number] => 10669588
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/669588 | Programmable capacitor and method of operating same | Sep 22, 2003 | Issued |