
Scott C. Sun
Examiner (ID: 6099, Phone: (571)272-2675 , Office: P/2181 )
| Most Active Art Unit | 2181 |
| Art Unit(s) | 2181, 2182 |
| Total Applications | 1089 |
| Issued Applications | 973 |
| Pending Applications | 37 |
| Abandoned Applications | 104 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 19204856
[patent_doc_number] => 20240176755
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-05-30
[patent_title] => DISTRIBUTED SYSTEM AND DATA TRANSFER METHOD
[patent_app_type] => utility
[patent_app_number] => 18/551650
[patent_app_country] => US
[patent_app_date] => 2022-04-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7082
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -9
[patent_words_short_claim] => 122
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18551650
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/551650 | Distributed system and data transfer method | Mar 31, 2022 | Issued |
Array
(
[id] => 19949943
[patent_doc_number] => 12321305
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-06-03
[patent_title] => Sideband interface for die-to-die interconnects
[patent_app_type] => utility
[patent_app_number] => 17/708367
[patent_app_country] => US
[patent_app_date] => 2022-03-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 19
[patent_no_of_words] => 8855
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 164
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17708367
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/708367 | Sideband interface for die-to-die interconnects | Mar 29, 2022 | Issued |
Array
(
[id] => 18982628
[patent_doc_number] => 11907807
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-02-20
[patent_title] => Method and system of enhanced hybrid quantum-classical computing mechanism for solving optimization problems
[patent_app_type] => utility
[patent_app_number] => 17/706215
[patent_app_country] => US
[patent_app_date] => 2022-03-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 7
[patent_no_of_words] => 3725
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 109
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17706215
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/706215 | Method and system of enhanced hybrid quantum-classical computing mechanism for solving optimization problems | Mar 27, 2022 | Issued |
Array
(
[id] => 18471386
[patent_doc_number] => 20230205672
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-06-29
[patent_title] => SYSTEM ON A CHIP WITH AN INTEGRATED CONFIGURABLE SAFETY MASTER MICROCONTROLLER UNIT
[patent_app_type] => utility
[patent_app_number] => 17/686348
[patent_app_country] => US
[patent_app_date] => 2022-03-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4072
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 93
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17686348
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/686348 | System on a chip with an integrated configurable safety master microcontroller unit | Mar 2, 2022 | Issued |
Array
(
[id] => 17646242
[patent_doc_number] => 20220173981
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-06-02
[patent_title] => ELECTRONIC TOOL AND METHODS FOR MEETINGS
[patent_app_type] => utility
[patent_app_number] => 17/675641
[patent_app_country] => US
[patent_app_date] => 2022-02-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 17652
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 157
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17675641
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/675641 | Electronic tool and methods for meetings | Feb 17, 2022 | Issued |
Array
(
[id] => 17659193
[patent_doc_number] => 20220179658
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-06-09
[patent_title] => Refactoring Mac Operations
[patent_app_type] => utility
[patent_app_number] => 17/674503
[patent_app_country] => US
[patent_app_date] => 2022-02-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9350
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 118
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17674503
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/674503 | Refactoring mac operations | Feb 16, 2022 | Issued |
Array
(
[id] => 18447574
[patent_doc_number] => 11683155
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-06-20
[patent_title] => Validating data stored in memory using cryptographic hashes
[patent_app_type] => utility
[patent_app_number] => 17/591312
[patent_app_country] => US
[patent_app_date] => 2022-02-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 12
[patent_no_of_words] => 10859
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 62
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17591312
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/591312 | Validating data stored in memory using cryptographic hashes | Feb 1, 2022 | Issued |
Array
(
[id] => 17615199
[patent_doc_number] => 20220157479
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-05-19
[patent_title] => SCALABLE COMMUNICATION SWITCH SYSTEM
[patent_app_type] => utility
[patent_app_number] => 17/590066
[patent_app_country] => US
[patent_app_date] => 2022-02-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 15283
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 81
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17590066
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/590066 | Scalable communication switch system | Jan 31, 2022 | Issued |
Array
(
[id] => 19375396
[patent_doc_number] => 12066961
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-08-20
[patent_title] => Method for improving reliability of storage system, and related apparatus
[patent_app_type] => utility
[patent_app_number] => 17/581165
[patent_app_country] => US
[patent_app_date] => 2022-01-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 19
[patent_no_of_words] => 11475
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 172
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17581165
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/581165 | Method for improving reliability of storage system, and related apparatus | Jan 20, 2022 | Issued |
Array
(
[id] => 18303436
[patent_doc_number] => 11625339
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2023-04-11
[patent_title] => Large scale responsive and generic endpoint command invocation mechanism
[patent_app_type] => utility
[patent_app_number] => 17/581682
[patent_app_country] => US
[patent_app_date] => 2022-01-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 13234
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 171
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17581682
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/581682 | Large scale responsive and generic endpoint command invocation mechanism | Jan 20, 2022 | Issued |
Array
(
[id] => 19167651
[patent_doc_number] => 11983560
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-05-14
[patent_title] => Method for matrix data broadcast in parallel processing
[patent_app_type] => utility
[patent_app_number] => 17/571374
[patent_app_country] => US
[patent_app_date] => 2022-01-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 10666
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 73
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17571374
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/571374 | Method for matrix data broadcast in parallel processing | Jan 6, 2022 | Issued |
Array
(
[id] => 18989612
[patent_doc_number] => 20240061581
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-02-22
[patent_title] => Data I/O Processing Method and Apparatus, Storage Medium, and Device
[patent_app_type] => utility
[patent_app_number] => 18/270595
[patent_app_country] => US
[patent_app_date] => 2021-12-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4524
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18270595
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/270595 | Data I/O processing method and apparatus, storage medium, and device | Dec 29, 2021 | Issued |
Array
(
[id] => 18454313
[patent_doc_number] => 20230195593
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-06-22
[patent_title] => System, Method And Apparatus For High Level Microarchitecture Event Performance Monitoring Using Fixed Counters
[patent_app_type] => utility
[patent_app_number] => 17/556751
[patent_app_country] => US
[patent_app_date] => 2021-12-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7787
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 63
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17556751
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/556751 | System, method and apparatus for high level microarchitecture event performance monitoring using fixed counters | Dec 19, 2021 | Issued |
Array
(
[id] => 20215036
[patent_doc_number] => 12411689
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-09-09
[patent_title] => Method to reduce register access latency in split-die SoC designs
[patent_app_type] => utility
[patent_app_number] => 17/552843
[patent_app_country] => US
[patent_app_date] => 2021-12-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 1255
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 154
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17552843
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/552843 | Method to reduce register access latency in split-die SoC designs | Dec 15, 2021 | Issued |
Array
(
[id] => 18734594
[patent_doc_number] => 11803324
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-10-31
[patent_title] => System and method for managing transactions in integrated circuits
[patent_app_type] => utility
[patent_app_number] => 17/643597
[patent_app_country] => US
[patent_app_date] => 2021-12-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 15591
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 252
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17643597
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/643597 | System and method for managing transactions in integrated circuits | Dec 9, 2021 | Issued |
Array
(
[id] => 17737733
[patent_doc_number] => 20220223195
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-07-14
[patent_title] => MEMORY DEVICES AND SYSTEMS CONFIGURED TO COMMUNICATE A DELAY SIGNAL AND METHODS FOR OPERATING THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/543932
[patent_app_country] => US
[patent_app_date] => 2021-12-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7322
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 76
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17543932
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/543932 | Memory devices and systems configured to communicate a delay signal and methods for operating the same | Dec 6, 2021 | Issued |
Array
(
[id] => 19327494
[patent_doc_number] => 12045177
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-07-23
[patent_title] => Data report rate adjustment method
[patent_app_type] => utility
[patent_app_number] => 17/544886
[patent_app_country] => US
[patent_app_date] => 2021-12-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 7
[patent_no_of_words] => 4764
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 237
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17544886
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/544886 | Data report rate adjustment method | Dec 6, 2021 | Issued |
Array
(
[id] => 18703371
[patent_doc_number] => 11789882
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-10-17
[patent_title] => Sensor configuration method, apparatus, computer equipment and storage medium
[patent_app_type] => utility
[patent_app_number] => 17/544585
[patent_app_country] => US
[patent_app_date] => 2021-12-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 8526
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 105
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17544585
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/544585 | Sensor configuration method, apparatus, computer equipment and storage medium | Dec 6, 2021 | Issued |
Array
(
[id] => 20160130
[patent_doc_number] => 12386758
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-08-12
[patent_title] => System and method for facilitating data communication
[patent_app_type] => utility
[patent_app_number] => 18/694163
[patent_app_country] => US
[patent_app_date] => 2021-11-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 5464
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 190
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18694163
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/694163 | System and method for facilitating data communication | Nov 25, 2021 | Issued |
Array
(
[id] => 17613716
[patent_doc_number] => 20220155996
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-05-19
[patent_title] => VECTOR PROCESSOR DATA STORAGE
[patent_app_type] => utility
[patent_app_number] => 17/527107
[patent_app_country] => US
[patent_app_date] => 2021-11-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3290
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 86
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17527107
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/527107 | Vector processor data storage | Nov 14, 2021 | Issued |