
Scott Ouellette
Examiner (ID: 18694)
| Most Active Art Unit | 2504 |
| Art Unit(s) | 2504 |
| Total Applications | 229 |
| Issued Applications | 218 |
| Pending Applications | 0 |
| Abandoned Applications | 11 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 2844994
[patent_doc_number] => 05172012
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1992-12-15
[patent_title] => 'Power-on clearing circuit in semiconductor IC'
[patent_app_type] => 1
[patent_app_number] => 7/717410
[patent_app_country] => US
[patent_app_date] => 1991-06-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 4
[patent_no_of_words] => 2005
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 123
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/172/05172012.pdf
[firstpage_image] =>[orig_patent_app_number] => 717410
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/717410 | Power-on clearing circuit in semiconductor IC | Jun 17, 1991 | Issued |
Array
(
[id] => 2856575
[patent_doc_number] => 05126590
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1992-06-30
[patent_title] => 'High efficiency charge pump'
[patent_app_type] => 1
[patent_app_number] => 7/716697
[patent_app_country] => US
[patent_app_date] => 1991-06-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 7
[patent_no_of_words] => 4742
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 117
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/126/05126590.pdf
[firstpage_image] =>[orig_patent_app_number] => 716697
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/716697 | High efficiency charge pump | Jun 16, 1991 | Issued |
Array
(
[id] => 2953957
[patent_doc_number] => 05255135
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1993-10-19
[patent_title] => 'Method of loading slider and magnetic disk apparatus'
[patent_app_type] => 1
[patent_app_number] => 7/713210
[patent_app_country] => US
[patent_app_date] => 1991-06-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 9
[patent_no_of_words] => 4152
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 143
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/255/05255135.pdf
[firstpage_image] =>[orig_patent_app_number] => 713210
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/713210 | Method of loading slider and magnetic disk apparatus | Jun 10, 1991 | Issued |
Array
(
[id] => 3055802
[patent_doc_number] => 05287325
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1994-02-15
[patent_title] => 'Semiconductor memory device having a driver unit for boosting a word line twice'
[patent_app_type] => 1
[patent_app_number] => 7/712751
[patent_app_country] => US
[patent_app_date] => 1991-06-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 8066
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 438
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/287/05287325.pdf
[firstpage_image] =>[orig_patent_app_number] => 712751
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/712751 | Semiconductor memory device having a driver unit for boosting a word line twice | Jun 9, 1991 | Issued |
Array
(
[id] => 2815186
[patent_doc_number] => 05146479
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1992-09-08
[patent_title] => 'Up/down counter for counting binary data stored in flip flops'
[patent_app_type] => 1
[patent_app_number] => 7/709580
[patent_app_country] => US
[patent_app_date] => 1991-06-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 9
[patent_no_of_words] => 5912
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 9
[patent_words_short_claim] => 78
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/146/05146479.pdf
[firstpage_image] =>[orig_patent_app_number] => 709580
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/709580 | Up/down counter for counting binary data stored in flip flops | Jun 4, 1991 | Issued |
Array
(
[id] => 2808329
[patent_doc_number] => 05146112
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1992-09-08
[patent_title] => 'Semiconductor integrated circuit with analogue signal processing circuit and digital signal processing circuit formed on single semiconductor substrate'
[patent_app_type] => 1
[patent_app_number] => 7/708019
[patent_app_country] => US
[patent_app_date] => 1991-05-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 19
[patent_no_of_words] => 5440
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 64
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/146/05146112.pdf
[firstpage_image] =>[orig_patent_app_number] => 708019
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/708019 | Semiconductor integrated circuit with analogue signal processing circuit and digital signal processing circuit formed on single semiconductor substrate | May 30, 1991 | Issued |
Array
(
[id] => 2863711
[patent_doc_number] => 05166555
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1992-11-24
[patent_title] => 'Drive circuit comprising a subsidiary drive circuit'
[patent_app_type] => 1
[patent_app_number] => 7/706992
[patent_app_country] => US
[patent_app_date] => 1991-05-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 2
[patent_no_of_words] => 4167
[patent_no_of_claims] => 2
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 401
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/166/05166555.pdf
[firstpage_image] =>[orig_patent_app_number] => 706992
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/706992 | Drive circuit comprising a subsidiary drive circuit | May 28, 1991 | Issued |
Array
(
[id] => 2827780
[patent_doc_number] => 05095230
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1992-03-10
[patent_title] => 'Data output circuit of semiconductor device'
[patent_app_type] => 1
[patent_app_number] => 7/706146
[patent_app_country] => US
[patent_app_date] => 1991-05-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 2
[patent_no_of_words] => 1786
[patent_no_of_claims] => 2
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 216
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/095/05095230.pdf
[firstpage_image] =>[orig_patent_app_number] => 706146
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/706146 | Data output circuit of semiconductor device | May 27, 1991 | Issued |
Array
(
[id] => 2848733
[patent_doc_number] => 05161175
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1992-11-03
[patent_title] => 'Circuit and method of detecting an invalid clock signal'
[patent_app_type] => 1
[patent_app_number] => 7/705862
[patent_app_country] => US
[patent_app_date] => 1991-05-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 10
[patent_no_of_words] => 10283
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 135
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/161/05161175.pdf
[firstpage_image] =>[orig_patent_app_number] => 705862
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/705862 | Circuit and method of detecting an invalid clock signal | May 27, 1991 | Issued |
Array
(
[id] => 2986251
[patent_doc_number] => 05226015
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1993-07-06
[patent_title] => 'Semiconductor memory system'
[patent_app_type] => 1
[patent_app_number] => 7/705924
[patent_app_country] => US
[patent_app_date] => 1991-05-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 1600
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 160
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/226/05226015.pdf
[firstpage_image] =>[orig_patent_app_number] => 705924
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/705924 | Semiconductor memory system | May 27, 1991 | Issued |
Array
(
[id] => 2893092
[patent_doc_number] => 05268802
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1993-12-07
[patent_title] => 'Reading non-standard tapes on tape drives'
[patent_app_type] => 1
[patent_app_number] => 7/706045
[patent_app_country] => US
[patent_app_date] => 1991-05-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 15
[patent_no_of_words] => 5838
[patent_no_of_claims] => 29
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 158
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/268/05268802.pdf
[firstpage_image] =>[orig_patent_app_number] => 706045
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/706045 | Reading non-standard tapes on tape drives | May 27, 1991 | Issued |
Array
(
[id] => 3099669
[patent_doc_number] => 05278799
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1994-01-11
[patent_title] => 'Semiconductor memory circuit'
[patent_app_type] => 1
[patent_app_number] => 7/702329
[patent_app_country] => US
[patent_app_date] => 1991-05-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 3
[patent_no_of_words] => 3912
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 180
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/278/05278799.pdf
[firstpage_image] =>[orig_patent_app_number] => 702329
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/702329 | Semiconductor memory circuit | May 19, 1991 | Issued |
Array
(
[id] => 3034321
[patent_doc_number] => 05289516
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1994-02-22
[patent_title] => 'Counter device and method of operating the same'
[patent_app_type] => 1
[patent_app_number] => 7/700024
[patent_app_country] => US
[patent_app_date] => 1991-05-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 24
[patent_no_of_words] => 11717
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 66
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/289/05289516.pdf
[firstpage_image] =>[orig_patent_app_number] => 700024
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/700024 | Counter device and method of operating the same | May 13, 1991 | Issued |
Array
(
[id] => 2865252
[patent_doc_number] => 05083049
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1992-01-21
[patent_title] => 'Asynchronous circuit with edge-triggered inputs'
[patent_app_type] => 1
[patent_app_number] => 7/698718
[patent_app_country] => US
[patent_app_date] => 1991-05-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 11
[patent_no_of_words] => 11048
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 316
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/083/05083049.pdf
[firstpage_image] =>[orig_patent_app_number] => 698718
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/698718 | Asynchronous circuit with edge-triggered inputs | May 9, 1991 | Issued |
Array
(
[id] => 2863843
[patent_doc_number] => 05166562
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1992-11-24
[patent_title] => 'Writable analog reference voltage storage device'
[patent_app_type] => 1
[patent_app_number] => 7/697410
[patent_app_country] => US
[patent_app_date] => 1991-05-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 6
[patent_no_of_words] => 3370
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 117
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/166/05166562.pdf
[firstpage_image] =>[orig_patent_app_number] => 697410
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/697410 | Writable analog reference voltage storage device | May 8, 1991 | Issued |
Array
(
[id] => 2903890
[patent_doc_number] => 05241434
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1993-08-31
[patent_title] => 'Magnetic recording signal reproducing apparatus'
[patent_app_type] => 1
[patent_app_number] => 7/697022
[patent_app_country] => US
[patent_app_date] => 1991-05-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 24
[patent_figures_cnt] => 39
[patent_no_of_words] => 10584
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 145
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/241/05241434.pdf
[firstpage_image] =>[orig_patent_app_number] => 697022
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/697022 | Magnetic recording signal reproducing apparatus | May 7, 1991 | Issued |
Array
(
[id] => 2896488
[patent_doc_number] => 05214608
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1993-05-25
[patent_title] => 'Dual sense amplifier structure for video RAMDACs'
[patent_app_type] => 1
[patent_app_number] => 7/691711
[patent_app_country] => US
[patent_app_date] => 1991-05-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 3140
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 113
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/214/05214608.pdf
[firstpage_image] =>[orig_patent_app_number] => 691711
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/691711 | Dual sense amplifier structure for video RAMDACs | Apr 30, 1991 | Issued |
Array
(
[id] => 2809136
[patent_doc_number] => 05115155
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1992-05-19
[patent_title] => 'CCD delay line'
[patent_app_type] => 1
[patent_app_number] => 7/685773
[patent_app_country] => US
[patent_app_date] => 1991-04-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 14
[patent_no_of_words] => 3549
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 343
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/115/05115155.pdf
[firstpage_image] =>[orig_patent_app_number] => 685773
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/685773 | CCD delay line | Apr 15, 1991 | Issued |
Array
(
[id] => 2808311
[patent_doc_number] => 05146111
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1992-09-08
[patent_title] => 'Glitch-proof powered-down on chip receiver with non-overlapping outputs'
[patent_app_type] => 1
[patent_app_number] => 7/683236
[patent_app_country] => US
[patent_app_date] => 1991-04-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 2427
[patent_no_of_claims] => 1
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 328
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/146/05146111.pdf
[firstpage_image] =>[orig_patent_app_number] => 683236
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/683236 | Glitch-proof powered-down on chip receiver with non-overlapping outputs | Apr 9, 1991 | Issued |
Array
(
[id] => 2798602
[patent_doc_number] => 05131017
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1992-07-14
[patent_title] => 'Incremental position measuring system'
[patent_app_type] => 1
[patent_app_number] => 7/681882
[patent_app_country] => US
[patent_app_date] => 1991-04-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 1
[patent_no_of_words] => 2047
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 343
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/131/05131017.pdf
[firstpage_image] =>[orig_patent_app_number] => 681882
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/681882 | Incremental position measuring system | Apr 7, 1991 | Issued |