Scott R. Wilson

Array ( [id] => 800346 [patent_doc_number] => 07425489 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2008-09-16 [patent_title] => 'Self-aligned shallow trench isolation' [patent_app_type] => utility [patent_app_number] => 11/282422 [patent_app_country] => US [patent_app_date] => 2005-11-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 2366 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 66 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/425/07425489.pdf [firstpage_image] =>[orig_patent_app_number] => 11282422 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5774050 [patent_doc_number] => 20060102987 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-05-18 [patent_title] => 'Marking method and sheet for both protective film forming and dicing' [patent_app_type] => utility [patent_app_number] => 11/271212 [patent_app_country] => US [patent_app_date] => 2005-11-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 10626 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0102/20060102987.pdf [firstpage_image] =>[orig_patent_app_number] => 11271212 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 52853 [patent_doc_number] => 07772026 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-08-10 [patent_title] => 'MEMS device package and method for manufacturing the same' [patent_app_type] => utility [patent_app_number] => 11/270482 [patent_app_country] => US [patent_app_date] => 2005-11-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 11 [patent_no_of_words] => 3268 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 257 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/772/07772026.pdf [firstpage_image] =>[orig_patent_app_number] => 11270482 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5859109 [patent_doc_number] => 20060228885 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-10-12 [patent_title] => 'Method of manufacturing semiconductor device' [patent_app_type] => utility [patent_app_number] => 11/266241 [patent_app_country] => US [patent_app_date] => 2005-11-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 3482 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0228/20060228885.pdf [firstpage_image] =>[orig_patent_app_number] => 11266241 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5034807 [patent_doc_number] => 20070099346 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-05-03 [patent_title] => 'SURFACE TREATMENTS FOR UNDERFILL CONTROL' [patent_app_type] => utility [patent_app_number] => 11/163832 [patent_app_country] => US [patent_app_date] => 2005-11-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 2704 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0099/20070099346.pdf [firstpage_image] =>[orig_patent_app_number] => 11163832 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4719543 [patent_doc_number] => 20080242066 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-10-02 [patent_title] => 'Method Of Manufacturing Semiconductor' [patent_app_type] => utility [patent_app_number] => 11/577572 [patent_app_country] => US [patent_app_date] => 2005-10-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 4275 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0242/20080242066.pdf [firstpage_image] =>[orig_patent_app_number] => 11577572 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5763226 [patent_doc_number] => 20060017165 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-01-26 [patent_title] => 'SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREOF' [patent_app_type] => utility [patent_app_number] => 11/163121 [patent_app_country] => US [patent_app_date] => 2005-10-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 3981 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0017/20060017165.pdf [firstpage_image] =>[orig_patent_app_number] => 11163121 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5878084 [patent_doc_number] => 20060027883 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-02-09 [patent_title] => 'Semiconductor device and manufacturing method thereof' [patent_app_type] => utility [patent_app_number] => 11/241921 [patent_app_country] => US [patent_app_date] => 2005-10-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 26 [patent_figures_cnt] => 26 [patent_no_of_words] => 9005 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0027/20060027883.pdf [firstpage_image] =>[orig_patent_app_number] => 11241921 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5136053 [patent_doc_number] => 20070077682 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-04-05 [patent_title] => 'Method and apparatus for a metallic dry-filling process' [patent_app_type] => utility [patent_app_number] => 11/241722 [patent_app_country] => US [patent_app_date] => 2005-09-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 14122 [patent_no_of_claims] => 40 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0077/20070077682.pdf [firstpage_image] =>[orig_patent_app_number] => 11241722 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5820562 [patent_doc_number] => 20060024875 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-02-02 [patent_title] => 'Semiconductor integrated circuit device and process for manufacturing the same' [patent_app_type] => utility [patent_app_number] => 11/234118 [patent_app_country] => US [patent_app_date] => 2005-09-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 50 [patent_figures_cnt] => 50 [patent_no_of_words] => 10912 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0024/20060024875.pdf [firstpage_image] =>[orig_patent_app_number] => 11234118 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5820577 [patent_doc_number] => 20060024890 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-02-02 [patent_title] => 'Power MOS device with improved gate charge performance' [patent_app_type] => utility [patent_app_number] => 11/236112 [patent_app_country] => US [patent_app_date] => 2005-09-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 3562 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0024/20060024890.pdf [firstpage_image] =>[orig_patent_app_number] => 11236112 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5637581 [patent_doc_number] => 20060068554 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-03-30 [patent_title] => 'Process for etching trenches in an integrated optical device' [patent_app_type] => utility [patent_app_number] => 11/230292 [patent_app_country] => US [patent_app_date] => 2005-09-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 3011 [patent_no_of_claims] => 27 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0068/20060068554.pdf [firstpage_image] =>[orig_patent_app_number] => 11230292 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5828312 [patent_doc_number] => 20060063337 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-03-23 [patent_title] => 'Semiconductor device and manufacturing method thereof' [patent_app_type] => utility [patent_app_number] => 11/228992 [patent_app_country] => US [patent_app_date] => 2005-09-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 26 [patent_figures_cnt] => 26 [patent_no_of_words] => 3800 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0063/20060063337.pdf [firstpage_image] =>[orig_patent_app_number] => 11228992 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7597701 [patent_doc_number] => 07618876 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-11-17 [patent_title] => 'Semiconductor device and method of manufacturing the same by filling a trench which includes an additional coating step' [patent_app_type] => utility [patent_app_number] => 11/227252 [patent_app_country] => US [patent_app_date] => 2005-09-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 29 [patent_no_of_words] => 5681 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 298 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/618/07618876.pdf [firstpage_image] =>[orig_patent_app_number] => 11227252 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 133806 [patent_doc_number] => 07696552 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-04-13 [patent_title] => 'Semiconductor devices including high-k dielectric materials' [patent_app_type] => utility [patent_app_number] => 11/227541 [patent_app_country] => US [patent_app_date] => 2005-09-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 12 [patent_no_of_words] => 10903 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 157 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/696/07696552.pdf [firstpage_image] =>[orig_patent_app_number] => 11227541 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 806646 [patent_doc_number] => 07419878 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-09-02 [patent_title] => 'Planarized and silicided trench contact' [patent_app_type] => utility [patent_app_number] => 11/228741 [patent_app_country] => US [patent_app_date] => 2005-09-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 36 [patent_figures_cnt] => 147 [patent_no_of_words] => 17226 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 258 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/419/07419878.pdf [firstpage_image] =>[orig_patent_app_number] => 11228741 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5056975 [patent_doc_number] => 20070059897 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-03-15 [patent_title] => 'Isolation for semiconductor devices' [patent_app_type] => utility [patent_app_number] => 11/223232 [patent_app_country] => US [patent_app_date] => 2005-09-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 6850 [patent_no_of_claims] => 32 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0059/20070059897.pdf [firstpage_image] =>[orig_patent_app_number] => 11223232 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5183110 [patent_doc_number] => 20070054464 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-03-08 [patent_title] => 'Different STI depth for Ron improvement for LDMOS integration with submicron devices' [patent_app_type] => utility [patent_app_number] => 11/222482 [patent_app_country] => US [patent_app_date] => 2005-09-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 1915 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0054/20070054464.pdf [firstpage_image] =>[orig_patent_app_number] => 11222482 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 190841 [patent_doc_number] => 07642152 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-01-05 [patent_title] => 'Method of fabricating spacers and cleaning method of post-etching and semiconductor device' [patent_app_type] => utility [patent_app_number] => 11/221611 [patent_app_country] => US [patent_app_date] => 2005-09-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 5 [patent_no_of_words] => 2807 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 142 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/642/07642152.pdf [firstpage_image] =>[orig_patent_app_number] => 11221611 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5637562 [patent_doc_number] => 20060068535 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-03-30 [patent_title] => 'Methods of fabricating semiconductor devices' [patent_app_type] => utility [patent_app_number] => 11/216662 [patent_app_country] => US [patent_app_date] => 2005-08-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 7087 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0068/20060068535.pdf [firstpage_image] =>[orig_patent_app_number] => 11216662 [rel_patent_id] =>[rel_patent_doc_number] =>)