Scott R. Wilson

Array ( [id] => 7104138 [patent_doc_number] => 20050106864 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-05-19 [patent_title] => 'Process and device for depositing semiconductor layers' [patent_app_type] => utility [patent_app_number] => 10/922701 [patent_app_country] => US [patent_app_date] => 2004-08-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 16 [patent_no_of_words] => 3200 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0106/20050106864.pdf [firstpage_image] =>[orig_patent_app_number] => 10922701 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7197275 [patent_doc_number] => 20050164483 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-07-28 [patent_title] => 'Method of forming solder bump with reduced surface defects' [patent_app_type] => utility [patent_app_number] => 10/922172 [patent_app_country] => US [patent_app_date] => 2004-08-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 4704 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0164/20050164483.pdf [firstpage_image] =>[orig_patent_app_number] => 10922172 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 496749 [patent_doc_number] => 07208357 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-04-24 [patent_title] => 'Template layer formation' [patent_app_type] => utility [patent_app_number] => 10/919922 [patent_app_country] => US [patent_app_date] => 2004-08-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 16 [patent_no_of_words] => 5475 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 117 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/208/07208357.pdf [firstpage_image] =>[orig_patent_app_number] => 10919922 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 694654 [patent_doc_number] => 07071023 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-07-04 [patent_title] => 'Nanotube device structure and methods of fabrication' [patent_app_type] => utility [patent_app_number] => 10/918181 [patent_app_country] => US [patent_app_date] => 2004-08-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 25 [patent_figures_cnt] => 54 [patent_no_of_words] => 8726 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 163 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/071/07071023.pdf [firstpage_image] =>[orig_patent_app_number] => 10918181 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7122519 [patent_doc_number] => 20050014348 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-01-20 [patent_title] => 'Method of making a semiconductor device having an opening in a solder mask' [patent_app_type] => utility [patent_app_number] => 10/917681 [patent_app_country] => US [patent_app_date] => 2004-08-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 14 [patent_no_of_words] => 8403 [patent_no_of_claims] => 54 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0014/20050014348.pdf [firstpage_image] =>[orig_patent_app_number] => 10917681 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7007140 [patent_doc_number] => 20050060874 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-03-24 [patent_title] => 'Method for processing work piece including magnetic material and method for manufacturing magnetic recording medium' [patent_app_type] => utility [patent_app_number] => 10/892373 [patent_app_country] => US [patent_app_date] => 2004-07-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 5987 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0060/20050060874.pdf [firstpage_image] =>[orig_patent_app_number] => 10892373 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7206104 [patent_doc_number] => 20050258468 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-11-24 [patent_title] => 'Dual work function metal gate integration in semiconductor devices' [patent_app_type] => utility [patent_app_number] => 10/890365 [patent_app_country] => US [patent_app_date] => 2004-07-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 5767 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0258/20050258468.pdf [firstpage_image] =>[orig_patent_app_number] => 10890365 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 274160 [patent_doc_number] => 07560324 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-07-14 [patent_title] => 'Drain extended MOS transistors and methods for making the same' [patent_app_type] => utility [patent_app_number] => 10/886842 [patent_app_country] => US [patent_app_date] => 2004-07-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 21 [patent_no_of_words] => 7339 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 220 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/560/07560324.pdf [firstpage_image] =>[orig_patent_app_number] => 10886842 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 393864 [patent_doc_number] => 07297557 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-11-20 [patent_title] => 'Method for chemically bonding Langmuir-Blodgett films to substrates' [patent_app_type] => utility [patent_app_number] => 10/880482 [patent_app_country] => US [patent_app_date] => 2004-06-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 11 [patent_no_of_words] => 7057 [patent_no_of_claims] => 41 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 201 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/297/07297557.pdf [firstpage_image] =>[orig_patent_app_number] => 10880482 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 975432 [patent_doc_number] => 06933189 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-08-23 [patent_title] => 'Integration system via metal oxide conversion' [patent_app_type] => utility [patent_app_number] => 10/870382 [patent_app_country] => US [patent_app_date] => 2004-06-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 8 [patent_no_of_words] => 3359 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 69 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/933/06933189.pdf [firstpage_image] =>[orig_patent_app_number] => 10870382 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7275799 [patent_doc_number] => 20040235250 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-11-25 [patent_title] => 'Symmetric trench MOSFET device and method of making same' [patent_app_type] => new [patent_app_number] => 10/869802 [patent_app_country] => US [patent_app_date] => 2004-06-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 15 [patent_no_of_words] => 5239 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 199 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0235/20040235250.pdf [firstpage_image] =>[orig_patent_app_number] => 10869802 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7329023 [patent_doc_number] => 20040253824 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-12-16 [patent_title] => 'Arrangement for monitoring a thickness of a layer depositing on a sidewall of a processing chamber' [patent_app_type] => new [patent_app_number] => 10/861902 [patent_app_country] => US [patent_app_date] => 2004-06-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 4557 [patent_no_of_claims] => 34 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 78 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0253/20040253824.pdf [firstpage_image] =>[orig_patent_app_number] => 10861902 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7174281 [patent_doc_number] => 20040201086 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-10-14 [patent_title] => 'Flip chip in leaded molded package with two dies' [patent_app_type] => new [patent_app_number] => 10/834752 [patent_app_country] => US [patent_app_date] => 2004-04-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 1277 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 57 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0201/20040201086.pdf [firstpage_image] =>[orig_patent_app_number] => 10834752 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7069685 [patent_doc_number] => 20050245070 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-11-03 [patent_title] => 'BARRIER FOR INTERCONNECT AND METHOD' [patent_app_type] => utility [patent_app_number] => 10/709321 [patent_app_country] => US [patent_app_date] => 2004-04-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 2161 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0245/20050245070.pdf [firstpage_image] =>[orig_patent_app_number] => 10709321 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7462085 [patent_doc_number] => 20040197940 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-10-07 [patent_title] => 'Divot reduction in SIMOX layers' [patent_app_type] => new [patent_app_number] => 10/832215 [patent_app_country] => US [patent_app_date] => 2004-04-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 5388 [patent_no_of_claims] => 47 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 67 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0197/20040197940.pdf [firstpage_image] =>[orig_patent_app_number] => 10832215 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1062767 [patent_doc_number] => 06849511 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-02-01 [patent_title] => 'Semiconductor device and method for fabricating the same including interconnection of two electrodes' [patent_app_type] => utility [patent_app_number] => 10/819230 [patent_app_country] => US [patent_app_date] => 2004-04-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 28 [patent_figures_cnt] => 69 [patent_no_of_words] => 7722 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 192 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/849/06849511.pdf [firstpage_image] =>[orig_patent_app_number] => 10819230 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7334204 [patent_doc_number] => 20040188823 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-09-30 [patent_title] => 'JOGGING STRUCTURE FOR WIRING TRANSLATION BETWEEN GRIDS WITH NON-INTEGRAL PITCH RATIOS IN CHIP CARRIER MODULES' [patent_app_type] => new [patent_app_number] => 10/709012 [patent_app_country] => US [patent_app_date] => 2004-04-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 2299 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 123 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0188/20040188823.pdf [firstpage_image] =>[orig_patent_app_number] => 10709012 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7420576 [patent_doc_number] => 20040183074 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-09-23 [patent_title] => 'Semiconductor device and method of manufacturing the same' [patent_app_type] => new [patent_app_number] => 10/818425 [patent_app_country] => US [patent_app_date] => 2004-04-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 17 [patent_no_of_words] => 7649 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 43 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0183/20040183074.pdf [firstpage_image] =>[orig_patent_app_number] => 10818425 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 397601 [patent_doc_number] => 07294570 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-11-13 [patent_title] => 'Contact integration method' [patent_app_type] => utility [patent_app_number] => 10/812117 [patent_app_country] => US [patent_app_date] => 2004-03-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 8 [patent_no_of_words] => 5589 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 115 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/294/07294570.pdf [firstpage_image] =>[orig_patent_app_number] => 10812117 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6958641 [patent_doc_number] => 20050215011 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-09-29 [patent_title] => 'Termination for trench MIS device having implanted drain-drift region' [patent_app_type] => utility [patent_app_number] => 10/810031 [patent_app_country] => US [patent_app_date] => 2004-03-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 37 [patent_figures_cnt] => 37 [patent_no_of_words] => 10538 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0215/20050215011.pdf [firstpage_image] =>[orig_patent_app_number] => 10810031 [rel_patent_id] =>[rel_patent_doc_number] =>)