Scott R. Wilson

Array ( [id] => 7393534 [patent_doc_number] => 20040173847 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-09-09 [patent_title] => 'Method of controlling floating body effects in an asymmetrical SOI device' [patent_app_type] => new [patent_app_number] => 10/805442 [patent_app_country] => US [patent_app_date] => 2004-03-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 3461 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 57 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0173/20040173847.pdf [firstpage_image] =>[orig_patent_app_number] => 10805442 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 988146 [patent_doc_number] => 06921701 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-07-26 [patent_title] => 'Method of manufacturing and structure of semiconductor device (DEMOS) with field oxide structure' [patent_app_type] => utility [patent_app_number] => 10/801731 [patent_app_country] => US [patent_app_date] => 2004-03-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 2680 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 127 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/921/06921701.pdf [firstpage_image] =>[orig_patent_app_number] => 10801731 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7150154 [patent_doc_number] => 20040171224 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-09-02 [patent_title] => 'Method for fabricating a semiconductor device having an insulation film with reduced water content' [patent_app_type] => new [patent_app_number] => 10/793862 [patent_app_country] => US [patent_app_date] => 2004-03-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 21 [patent_figures_cnt] => 21 [patent_no_of_words] => 9202 [patent_no_of_claims] => 41 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 158 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0171/20040171224.pdf [firstpage_image] =>[orig_patent_app_number] => 10793862 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7462260 [patent_doc_number] => 20040197965 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-10-07 [patent_title] => 'Method for forming an SOI substrate, vertical transistor and memory cell with vertical transistor' [patent_app_type] => new [patent_app_number] => 10/792691 [patent_app_country] => US [patent_app_date] => 2004-03-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 14 [patent_no_of_words] => 7413 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 119 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0197/20040197965.pdf [firstpage_image] =>[orig_patent_app_number] => 10792691 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7176698 [patent_doc_number] => 20050189632 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-09-01 [patent_title] => 'Sealed three dimensional metal bonded integrated circuits' [patent_app_type] => utility [patent_app_number] => 10/791492 [patent_app_country] => US [patent_app_date] => 2004-03-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 3692 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0189/20050189632.pdf [firstpage_image] =>[orig_patent_app_number] => 10791492 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 990723 [patent_doc_number] => 06919249 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-07-19 [patent_title] => 'Semiconductor device and its manufacturing method comprising a trench gate' [patent_app_type] => utility [patent_app_number] => 10/778072 [patent_app_country] => US [patent_app_date] => 2004-02-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 20 [patent_no_of_words] => 5184 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 196 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/919/06919249.pdf [firstpage_image] =>[orig_patent_app_number] => 10778072 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7677537 [patent_doc_number] => 20040152289 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-08-05 [patent_title] => 'Semiconductor device with mushroom electrode and manufacture method thereof' [patent_app_type] => new [patent_app_number] => 10/768092 [patent_app_country] => US [patent_app_date] => 2004-02-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 8287 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 197 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0152/20040152289.pdf [firstpage_image] =>[orig_patent_app_number] => 10768092 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7151394 [patent_doc_number] => 20050081349 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-04-21 [patent_title] => 'Embedded capacitor structure in circuit board and method for fabricating the same' [patent_app_type] => utility [patent_app_number] => 10/739371 [patent_app_country] => US [patent_app_date] => 2003-12-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 2412 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0081/20050081349.pdf [firstpage_image] =>[orig_patent_app_number] => 10739371 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7104099 [patent_doc_number] => 20050106825 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-05-19 [patent_title] => 'Method of fabricating a lateral double-diffused mosfet (LDMOS) transistor and a conventional CMOS transistor' [patent_app_type] => utility [patent_app_number] => 10/714271 [patent_app_country] => US [patent_app_date] => 2003-11-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 28 [patent_figures_cnt] => 28 [patent_no_of_words] => 9765 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0106/20050106825.pdf [firstpage_image] =>[orig_patent_app_number] => 10714271 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7365325 [patent_doc_number] => 20040092109 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-05-13 [patent_title] => 'Semiconductor device and method for making the device having an electrically modulated conduction channel' [patent_app_type] => new [patent_app_number] => 10/697012 [patent_app_country] => US [patent_app_date] => 2003-10-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 3604 [patent_no_of_claims] => 27 [patent_no_of_ind_claims] => 9 [patent_words_short_claim] => 47 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0092/20040092109.pdf [firstpage_image] =>[orig_patent_app_number] => 10697012 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7365094 [patent_doc_number] => 20040092057 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-05-13 [patent_title] => 'Semiconductor device and manufacturing method thereof' [patent_app_type] => new [patent_app_number] => 10/697045 [patent_app_country] => US [patent_app_date] => 2003-10-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 26 [patent_figures_cnt] => 26 [patent_no_of_words] => 9122 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 62 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0092/20040092057.pdf [firstpage_image] =>[orig_patent_app_number] => 10697045 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7083329 [patent_doc_number] => 20050048709 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-03-03 [patent_title] => 'Multiple operating voltage vertical replacement-gate (VRG) transistor' [patent_app_type] => utility [patent_app_number] => 10/684713 [patent_app_country] => US [patent_app_date] => 2003-10-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 6574 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0048/20050048709.pdf [firstpage_image] =>[orig_patent_app_number] => 10684713 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7383266 [patent_doc_number] => 20040082133 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-04-29 [patent_title] => 'Eliminating substrate noise by an electrically isolated high-voltage I/O transistor' [patent_app_type] => new [patent_app_number] => 10/684948 [patent_app_country] => US [patent_app_date] => 2003-10-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 4772 [patent_no_of_claims] => 35 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 158 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0082/20040082133.pdf [firstpage_image] =>[orig_patent_app_number] => 10684948 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7204623 [patent_doc_number] => 20040069994 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-04-15 [patent_title] => 'Nanostructure field emission cathode material within a device' [patent_app_type] => new [patent_app_number] => 10/681565 [patent_app_country] => US [patent_app_date] => 2003-10-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 18 [patent_figures_cnt] => 18 [patent_no_of_words] => 12177 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 67 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0069/20040069994.pdf [firstpage_image] =>[orig_patent_app_number] => 10681565 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7396875 [patent_doc_number] => 20040104440 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-06-03 [patent_title] => '[METHOD OF FORMING DUAL-IMPLANTED GATE AND STRUCTURE FORMED BY THE SAME]' [patent_app_type] => new [patent_app_number] => 10/605426 [patent_app_country] => US [patent_app_date] => 2003-09-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 2225 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 55 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0104/20040104440.pdf [firstpage_image] =>[orig_patent_app_number] => 10605426 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 769102 [patent_doc_number] => 07005354 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-02-28 [patent_title] => 'Depletion drain-extended MOS transistors and methods for making the same' [patent_app_type] => utility [patent_app_number] => 10/669111 [patent_app_country] => US [patent_app_date] => 2003-09-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 15 [patent_no_of_words] => 6168 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 179 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/005/07005354.pdf [firstpage_image] =>[orig_patent_app_number] => 10669111 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 760912 [patent_doc_number] => 07012020 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-03-14 [patent_title] => 'Multi-layered metal routing technique' [patent_app_type] => utility [patent_app_number] => 10/661042 [patent_app_country] => US [patent_app_date] => 2003-09-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 14 [patent_no_of_words] => 3896 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 141 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/012/07012020.pdf [firstpage_image] =>[orig_patent_app_number] => 10661042 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7629868 [patent_doc_number] => 06818488 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-11-16 [patent_title] => 'Process for making a gate for a short channel CMOS transistor structure' [patent_app_type] => B2 [patent_app_number] => 10/332451 [patent_app_country] => US [patent_app_date] => 2003-09-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 10 [patent_no_of_words] => 4920 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 74 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/818/06818488.pdf [firstpage_image] =>[orig_patent_app_number] => 10332451 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 186006 [patent_doc_number] => 07646060 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-01-12 [patent_title] => 'Method and device of field effect transistor including a base shorted to a source region' [patent_app_type] => utility [patent_app_number] => 10/570852 [patent_app_country] => US [patent_app_date] => 2003-09-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 10 [patent_no_of_words] => 3529 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 199 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/646/07646060.pdf [firstpage_image] =>[orig_patent_app_number] => 10570852 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7130150 [patent_doc_number] => 20040041179 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-03-04 [patent_title] => 'SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING THE SAME' [patent_app_type] => new [patent_app_number] => 10/655022 [patent_app_country] => US [patent_app_date] => 2003-09-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 7575 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 108 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0041/20040041179.pdf [firstpage_image] =>[orig_patent_app_number] => 10655022 [rel_patent_id] =>[rel_patent_doc_number] =>)