Array
(
[id] => 1235796
[patent_doc_number] => 06689701
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2004-02-10
[patent_title] => 'Method of forming a spin on glass film of a semiconductor device'
[patent_app_type] => B1
[patent_app_number] => 08/997911
[patent_app_country] => US
[patent_app_date] => 1997-12-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 4
[patent_no_of_words] => 1074
[patent_no_of_claims] => 2
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 70
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/689/06689701.pdf
[firstpage_image] =>[orig_patent_app_number] => 08997911
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/997911 | Method of forming a spin on glass film of a semiconductor device | Dec 23, 1997 | Issued |
Array
(
[id] => 3911190
[patent_doc_number] => 06001719
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1999-12-14
[patent_title] => 'Methods of forming metal silicide layers having insulator-filled recesses therein'
[patent_app_type] => 1
[patent_app_number] => 8/957301
[patent_app_country] => US
[patent_app_date] => 1997-10-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 8
[patent_no_of_words] => 1866
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 107
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/001/06001719.pdf
[firstpage_image] =>[orig_patent_app_number] => 957301
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/957301 | Methods of forming metal silicide layers having insulator-filled recesses therein | Oct 23, 1997 | Issued |
Array
(
[id] => 4145742
[patent_doc_number] => 06063677
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-05-16
[patent_title] => 'Method of forming a MOSFET using a disposable gate and raised source and drain'
[patent_app_type] => 1
[patent_app_number] => 8/957503
[patent_app_country] => US
[patent_app_date] => 1997-10-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 23
[patent_no_of_words] => 5385
[patent_no_of_claims] => 32
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 97
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/063/06063677.pdf
[firstpage_image] =>[orig_patent_app_number] => 957503
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/957503 | Method of forming a MOSFET using a disposable gate and raised source and drain | Oct 23, 1997 | Issued |
Array
(
[id] => 4145715
[patent_doc_number] => 06063675
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-05-16
[patent_title] => 'Method of forming a MOSFET using a disposable gate with a sidewall dielectric'
[patent_app_type] => 1
[patent_app_number] => 8/957193
[patent_app_country] => US
[patent_app_date] => 1997-10-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 23
[patent_no_of_words] => 5384
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 113
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/063/06063675.pdf
[firstpage_image] =>[orig_patent_app_number] => 957193
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/957193 | Method of forming a MOSFET using a disposable gate with a sidewall dielectric | Oct 23, 1997 | Issued |
Array
(
[id] => 3935408
[patent_doc_number] => 05972785
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1999-10-26
[patent_title] => 'Method for manufacturing a semiconductor device having a refractory metal silicide layer'
[patent_app_type] => 1
[patent_app_number] => 8/954123
[patent_app_country] => US
[patent_app_date] => 1997-10-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 14
[patent_no_of_words] => 3228
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 109
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/972/05972785.pdf
[firstpage_image] =>[orig_patent_app_number] => 954123
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/954123 | Method for manufacturing a semiconductor device having a refractory metal silicide layer | Oct 19, 1997 | Issued |
Array
(
[id] => 3911176
[patent_doc_number] => 06001718
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1999-12-14
[patent_title] => 'Semiconductor device having a ternary compound low resistive electrode'
[patent_app_type] => 1
[patent_app_number] => 8/941253
[patent_app_country] => US
[patent_app_date] => 1997-09-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 15
[patent_no_of_words] => 3384
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 107
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/001/06001718.pdf
[firstpage_image] =>[orig_patent_app_number] => 941253
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/941253 | Semiconductor device having a ternary compound low resistive electrode | Sep 29, 1997 | Issued |
Array
(
[id] => 4258356
[patent_doc_number] => 06204130
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-03-20
[patent_title] => 'Semiconductor device having reduced polysilicon gate electrode width and method of manufacture thereof'
[patent_app_type] => 1
[patent_app_number] => 8/924455
[patent_app_country] => US
[patent_app_date] => 1997-08-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 10
[patent_no_of_words] => 2912
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 101
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/204/06204130.pdf
[firstpage_image] =>[orig_patent_app_number] => 924455
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/924455 | Semiconductor device having reduced polysilicon gate electrode width and method of manufacture thereof | Aug 28, 1997 | Issued |