Scott T. Baderman

Array ( [id] => 7477148 [patent_doc_number] => 20040098638 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-05-20 [patent_title] => 'PLD debugging HUB' [patent_app_type] => new [patent_app_number] => 10/295265 [patent_app_country] => US [patent_app_date] => 2002-11-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 7797 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 99 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0098/20040098638.pdf [firstpage_image] =>[orig_patent_app_number] => 10295265 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7174342 [patent_doc_number] => 20040078562 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-04-22 [patent_title] => 'Health monitoring system for a partitioned architecture' [patent_app_type] => new [patent_app_number] => 10/273288 [patent_app_country] => US [patent_app_date] => 2002-10-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 12389 [patent_no_of_claims] => 38 [patent_no_of_ind_claims] => 9 [patent_words_short_claim] => 107 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0078/20040078562.pdf [firstpage_image] =>[orig_patent_app_number] => 10273288 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6789041 [patent_doc_number] => 20030140280 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-07-24 [patent_title] => 'Method and apparatus for analyzing performance of data processing system' [patent_app_type] => new [patent_app_number] => 10/262187 [patent_app_country] => US [patent_app_date] => 2002-10-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 34 [patent_figures_cnt] => 34 [patent_no_of_words] => 21626 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 38 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0140/20030140280.pdf [firstpage_image] =>[orig_patent_app_number] => 10262187 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6763147 [patent_doc_number] => 20030126509 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-07-03 [patent_title] => 'Method and apparatus for analyzing performance of data processing system' [patent_app_type] => new [patent_app_number] => 10/256398 [patent_app_country] => US [patent_app_date] => 2002-09-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 34 [patent_figures_cnt] => 34 [patent_no_of_words] => 21663 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 52 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0126/20030126509.pdf [firstpage_image] =>[orig_patent_app_number] => 10256398 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7175071 [patent_doc_number] => 20040078678 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-04-22 [patent_title] => 'Technique for testing processor interrupt logic' [patent_app_type] => new [patent_app_number] => 10/241453 [patent_app_country] => US [patent_app_date] => 2002-09-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 4201 [patent_no_of_claims] => 33 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 158 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0078/20040078678.pdf [firstpage_image] =>[orig_patent_app_number] => 10241453 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1186449 [patent_doc_number] => 06742143 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-05-25 [patent_title] => 'Method and apparatus for analyzing performance of data processing system' [patent_app_type] => B2 [patent_app_number] => 10/243349 [patent_app_country] => US [patent_app_date] => 2002-09-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 33 [patent_figures_cnt] => 38 [patent_no_of_words] => 21302 [patent_no_of_claims] => 27 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 77 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/742/06742143.pdf [firstpage_image] =>[orig_patent_app_number] => 10243349 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7474275 [patent_doc_number] => 20040054944 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-03-18 [patent_title] => 'Debug thread termination control points' [patent_app_type] => new [patent_app_number] => 10/241904 [patent_app_country] => US [patent_app_date] => 2002-09-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 5211 [patent_no_of_claims] => 27 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 31 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0054/20040054944.pdf [firstpage_image] =>[orig_patent_app_number] => 10241904 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6675947 [patent_doc_number] => 20030061550 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-03-27 [patent_title] => 'Tracing method and apparatus for distributed environments' [patent_app_type] => new [patent_app_number] => 10/238388 [patent_app_country] => US [patent_app_date] => 2002-09-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 5954 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 88 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0061/20030061550.pdf [firstpage_image] =>[orig_patent_app_number] => 10238388 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 749575 [patent_doc_number] => 07032136 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2006-04-18 [patent_title] => 'Auto regression test for network-based storage virtualization system' [patent_app_type] => utility [patent_app_number] => 10/238932 [patent_app_country] => US [patent_app_date] => 2002-09-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 1686 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 80 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/032/07032136.pdf [firstpage_image] =>[orig_patent_app_number] => 10238932 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1181411 [patent_doc_number] => 06754846 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-06-22 [patent_title] => 'Method and apparatus for processing control using a multiple redundant processor control system related applications' [patent_app_type] => B2 [patent_app_number] => 10/226454 [patent_app_country] => US [patent_app_date] => 2002-08-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 33 [patent_figures_cnt] => 40 [patent_no_of_words] => 18386 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 106 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/754/06754846.pdf [firstpage_image] =>[orig_patent_app_number] => 10226454 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6675938 [patent_doc_number] => 20030061541 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-03-27 [patent_title] => 'Method and apparatus for analyzing performance of data processing system' [patent_app_type] => new [patent_app_number] => 10/216353 [patent_app_country] => US [patent_app_date] => 2002-08-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 34 [patent_figures_cnt] => 34 [patent_no_of_words] => 21663 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 35 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0061/20030061541.pdf [firstpage_image] =>[orig_patent_app_number] => 10216353 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1225919 [patent_doc_number] => 06704889 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-03-09 [patent_title] => 'Enhanced embedded logic analyzer' [patent_app_type] => B2 [patent_app_number] => 10/212839 [patent_app_country] => US [patent_app_date] => 2002-08-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 20 [patent_no_of_words] => 18768 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 79 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/704/06704889.pdf [firstpage_image] =>[orig_patent_app_number] => 10212839 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 116635 [patent_doc_number] => 07721142 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-05-18 [patent_title] => 'Copying procedures including verification in data networks' [patent_app_type] => utility [patent_app_number] => 10/481356 [patent_app_country] => US [patent_app_date] => 2002-06-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 14 [patent_no_of_words] => 7831 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 211 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/721/07721142.pdf [firstpage_image] =>[orig_patent_app_number] => 10481356 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1325573 [patent_doc_number] => 06615362 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-09-02 [patent_title] => 'System and method for fault recovery for two line bi-directional ring network' [patent_app_type] => B1 [patent_app_number] => 10/170980 [patent_app_country] => US [patent_app_date] => 2002-06-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 13 [patent_no_of_words] => 6189 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 108 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/615/06615362.pdf [firstpage_image] =>[orig_patent_app_number] => 10170980 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6806200 [patent_doc_number] => 20030233594 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-12-18 [patent_title] => 'System and method for monitoring the state and operability of components in distributed computing systems' [patent_app_type] => new [patent_app_number] => 10/170820 [patent_app_country] => US [patent_app_date] => 2002-06-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 9625 [patent_no_of_claims] => 32 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 94 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0233/20030233594.pdf [firstpage_image] =>[orig_patent_app_number] => 10170820 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 774315 [patent_doc_number] => 07007206 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-02-28 [patent_title] => 'Interactive circuit assembly test/inspection scheduling' [patent_app_type] => utility [patent_app_number] => 10/156280 [patent_app_country] => US [patent_app_date] => 2002-05-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 10 [patent_no_of_words] => 5579 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 87 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/007/07007206.pdf [firstpage_image] =>[orig_patent_app_number] => 10156280 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 792804 [patent_doc_number] => 06986076 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2006-01-10 [patent_title] => 'Proactive method for ensuring availability in a clustered system' [patent_app_type] => utility [patent_app_number] => 10/156486 [patent_app_country] => US [patent_app_date] => 2002-05-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 5668 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 136 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/986/06986076.pdf [firstpage_image] =>[orig_patent_app_number] => 10156486 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 975552 [patent_doc_number] => 06938186 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-08-30 [patent_title] => 'System and method for performing a path-sensitive verification on a program' [patent_app_type] => utility [patent_app_number] => 10/157446 [patent_app_country] => US [patent_app_date] => 2002-05-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 7871 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 226 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/938/06938186.pdf [firstpage_image] =>[orig_patent_app_number] => 10157446 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 777971 [patent_doc_number] => 07003692 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2006-02-21 [patent_title] => 'Dynamic configuration synchronization in support of a “hot” standby stateful switchover' [patent_app_type] => utility [patent_app_number] => 10/156563 [patent_app_country] => US [patent_app_date] => 2002-05-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 4970 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 160 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/003/07003692.pdf [firstpage_image] =>[orig_patent_app_number] => 10156563 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6822978 [patent_doc_number] => 20030221139 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-11-27 [patent_title] => 'Software troubleshooting method for manufacturing facility' [patent_app_type] => new [patent_app_number] => 10/154469 [patent_app_country] => US [patent_app_date] => 2002-05-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 2090 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 137 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0221/20030221139.pdf [firstpage_image] =>[orig_patent_app_number] => 10154469 [rel_patent_id] =>[rel_patent_doc_number] =>)