
Sean D. Rossiter
Examiner (ID: 15780, Phone: (571)270-3788 , Office: P/2133 )
| Most Active Art Unit | 2133 |
| Art Unit(s) | 2133, 2186 |
| Total Applications | 953 |
| Issued Applications | 862 |
| Pending Applications | 32 |
| Abandoned Applications | 79 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 15653769
[patent_doc_number] => 20200089415
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-03-19
[patent_title] => MEMORY SYSTEM CAPABLE OF ACCESSING MEMORY CELL ARRAYS IN PARALLEL
[patent_app_type] => utility
[patent_app_number] => 16/688411
[patent_app_country] => US
[patent_app_date] => 2019-11-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7416
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16688411
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/688411 | Memory system capable of accessing memory cell arrays in parallel | Nov 18, 2019 | Issued |
Array
(
[id] => 16879951
[patent_doc_number] => 11030100
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2021-06-08
[patent_title] => Expansion of HBA write cache using NVDIMM
[patent_app_type] => utility
[patent_app_number] => 16/687646
[patent_app_country] => US
[patent_app_date] => 2019-11-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 9
[patent_no_of_words] => 10257
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 90
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16687646
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/687646 | Expansion of HBA write cache using NVDIMM | Nov 17, 2019 | Issued |
Array
(
[id] => 17076803
[patent_doc_number] => 11113203
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-09-07
[patent_title] => Controller and method of operating the same
[patent_app_type] => utility
[patent_app_number] => 16/673620
[patent_app_country] => US
[patent_app_date] => 2019-11-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 19
[patent_no_of_words] => 13778
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 124
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16673620
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/673620 | Controller and method of operating the same | Nov 3, 2019 | Issued |
Array
(
[id] => 16926943
[patent_doc_number] => 11048426
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-06-29
[patent_title] => Deduplicating unaligned data
[patent_app_type] => utility
[patent_app_number] => 16/668506
[patent_app_country] => US
[patent_app_date] => 2019-10-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 6744
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 119
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16668506
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/668506 | Deduplicating unaligned data | Oct 29, 2019 | Issued |
Array
(
[id] => 16330879
[patent_doc_number] => 20200301845
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-09-24
[patent_title] => DATA STORAGE DEVICE, COMPUTING DEVICE HAVING THE SAME AND OPERATION METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 16/665665
[patent_app_country] => US
[patent_app_date] => 2019-10-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8134
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 126
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16665665
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/665665 | Apparatus and method to synchronize memory map between a storage device and host | Oct 27, 2019 | Issued |
Array
(
[id] => 16787962
[patent_doc_number] => 10990395
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-04-27
[patent_title] => System and method for communication using a register management array circuit
[patent_app_type] => utility
[patent_app_number] => 16/666111
[patent_app_country] => US
[patent_app_date] => 2019-10-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 27
[patent_figures_cnt] => 30
[patent_no_of_words] => 23172
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 82
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16666111
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/666111 | System and method for communication using a register management array circuit | Oct 27, 2019 | Issued |
Array
(
[id] => 16400828
[patent_doc_number] => 20200341686
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-10-29
[patent_title] => SEMICONDUCTOR MEMORY DEVICE PERFORMING COMMAND MERGE OPERATION AND OPERATION METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 16/664248
[patent_app_country] => US
[patent_app_date] => 2019-10-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6594
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -21
[patent_words_short_claim] => 89
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16664248
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/664248 | Semiconductor memory device performing command merge operation and operation method thereof | Oct 24, 2019 | Issued |
Array
(
[id] => 16972206
[patent_doc_number] => 11068177
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-07-20
[patent_title] => Data storage devices and data processing methods for shortening time required for a host device to wait for initialization of the data storage device
[patent_app_type] => utility
[patent_app_number] => 16/661289
[patent_app_country] => US
[patent_app_date] => 2019-10-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 8004
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 178
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16661289
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/661289 | Data storage devices and data processing methods for shortening time required for a host device to wait for initialization of the data storage device | Oct 22, 2019 | Issued |
Array
(
[id] => 16192762
[patent_doc_number] => 20200233611
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-07-23
[patent_title] => MEMORY CONTROLLER FOR STORAGE DEVICE, STORAGE DEVICE, CONTROL METHOD OF STORAGE DEVICE, AND RECORDING MEDIUM
[patent_app_type] => utility
[patent_app_number] => 16/658373
[patent_app_country] => US
[patent_app_date] => 2019-10-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9032
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 109
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16658373
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/658373 | Memory controller for storage device, storage device, control method of storage device, and recording medium | Oct 20, 2019 | Issued |
Array
(
[id] => 16470176
[patent_doc_number] => 20200371713
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-11-26
[patent_title] => DATA PROTECTION METHOD
[patent_app_type] => utility
[patent_app_number] => 16/655718
[patent_app_country] => US
[patent_app_date] => 2019-10-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2168
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -9
[patent_words_short_claim] => 113
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16655718
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/655718 | Data protection method | Oct 16, 2019 | Issued |
Array
(
[id] => 15459257
[patent_doc_number] => 20200042453
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-02-06
[patent_title] => PRE-ALLOCATING CACHE RESOURCES FOR A RANGE OF TRACKS IN ANTICIPATION OF ACCESS REQUESTS TO THE RANGE OF TRACKS
[patent_app_type] => utility
[patent_app_number] => 16/653903
[patent_app_country] => US
[patent_app_date] => 2019-10-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9416
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16653903
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/653903 | Pre-allocating cache resources for a range of tracks in anticipation of access requests to the range of tracks | Oct 14, 2019 | Issued |
Array
(
[id] => 16957850
[patent_doc_number] => 11061711
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-07-13
[patent_title] => Storage deduplication for virtual machines with encrypted storage
[patent_app_type] => utility
[patent_app_number] => 16/578536
[patent_app_country] => US
[patent_app_date] => 2019-09-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 11142
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 141
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16578536
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/578536 | Storage deduplication for virtual machines with encrypted storage | Sep 22, 2019 | Issued |
Array
(
[id] => 15458809
[patent_doc_number] => 20200042229
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-02-06
[patent_title] => TAPE DRIVE DATA RECLAMATION
[patent_app_type] => utility
[patent_app_number] => 16/575520
[patent_app_country] => US
[patent_app_date] => 2019-09-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10663
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 104
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16575520
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/575520 | Tape drive data reclamation | Sep 18, 2019 | Issued |
Array
(
[id] => 16737744
[patent_doc_number] => 10963396
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2021-03-30
[patent_title] => Memory system for binding data to a memory namespace
[patent_app_type] => utility
[patent_app_number] => 16/573535
[patent_app_country] => US
[patent_app_date] => 2019-09-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 21050
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 115
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16573535
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/573535 | Memory system for binding data to a memory namespace | Sep 16, 2019 | Issued |
Array
(
[id] => 16713988
[patent_doc_number] => 20210081135
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-03-18
[patent_title] => SSD SUPPORTING LOW LATENCY OPERATION
[patent_app_type] => utility
[patent_app_number] => 16/570724
[patent_app_country] => US
[patent_app_date] => 2019-09-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6773
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -20
[patent_words_short_claim] => 107
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16570724
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/570724 | SSD supporting low latency operation | Sep 12, 2019 | Issued |
Array
(
[id] => 17061992
[patent_doc_number] => 11106594
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-08-31
[patent_title] => Quality of service dirty line tracking
[patent_app_type] => utility
[patent_app_number] => 16/562128
[patent_app_country] => US
[patent_app_date] => 2019-09-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 3368
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 73
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16562128
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/562128 | Quality of service dirty line tracking | Sep 4, 2019 | Issued |
Array
(
[id] => 16675771
[patent_doc_number] => 20210064537
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-03-04
[patent_title] => OPTIMIZING ACCESS TO PAGE TABLE ENTRIES IN PROCESSOR-BASED DEVICES
[patent_app_type] => utility
[patent_app_number] => 16/556282
[patent_app_country] => US
[patent_app_date] => 2019-08-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7179
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 138
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16556282
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/556282 | Optimizing access to page table entries in processor-based devices | Aug 29, 2019 | Issued |
Array
(
[id] => 16833840
[patent_doc_number] => 11010091
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-05-18
[patent_title] => Multi-tier storage
[patent_app_type] => utility
[patent_app_number] => 16/554892
[patent_app_country] => US
[patent_app_date] => 2019-08-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 8035
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 154
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16554892
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/554892 | Multi-tier storage | Aug 28, 2019 | Issued |
Array
(
[id] => 16299862
[patent_doc_number] => 20200285585
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-09-10
[patent_title] => MEMORY DEVICE AND CACHE CONTROL METHOD
[patent_app_type] => utility
[patent_app_number] => 16/556050
[patent_app_country] => US
[patent_app_date] => 2019-08-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4327
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 138
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16556050
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/556050 | Memory device and cache control method | Aug 28, 2019 | Issued |
Array
(
[id] => 16584645
[patent_doc_number] => 20210019047
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-01-21
[patent_title] => METHOD, DEVICE, AND COMPUTER PROGRAM PRODUCT FOR PARALLEL DATA TRANSMISSION
[patent_app_type] => utility
[patent_app_number] => 16/555226
[patent_app_country] => US
[patent_app_date] => 2019-08-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6540
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 95
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16555226
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/555226 | Method, device, and computer program product for parallel data transmission using machine learning to determine number of concurrencies and data slice size | Aug 28, 2019 | Issued |