
Selim U. Ahmed
Examiner (ID: 11248, Phone: (571)270-5025 , Office: P/2816 )
| Most Active Art Unit | 2816 |
| Art Unit(s) | 2816, 2896, 2826, CQIC, 4122 |
| Total Applications | 974 |
| Issued Applications | 852 |
| Pending Applications | 3 |
| Abandoned Applications | 123 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 13159647
[patent_doc_number] => 10096558
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2018-10-09
[patent_title] => Multi-band antenna package structure, manufacturing method thereof and communication device
[patent_app_type] => utility
[patent_app_number] => 15/848060
[patent_app_country] => US
[patent_app_date] => 2017-12-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 30
[patent_figures_cnt] => 34
[patent_no_of_words] => 7434
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 254
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15848060
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/848060 | Multi-band antenna package structure, manufacturing method thereof and communication device | Dec 19, 2017 | Issued |
Array
(
[id] => 13755079
[patent_doc_number] => 10170493
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2019-01-01
[patent_title] => Assemblies having vertically-stacked conductive structures
[patent_app_type] => utility
[patent_app_number] => 15/848398
[patent_app_country] => US
[patent_app_date] => 2017-12-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 24
[patent_no_of_words] => 8312
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 126
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15848398
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/848398 | Assemblies having vertically-stacked conductive structures | Dec 19, 2017 | Issued |
Array
(
[id] => 15922239
[patent_doc_number] => 10658368
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-05-19
[patent_title] => Dynamic random access memory
[patent_app_type] => utility
[patent_app_number] => 15/847945
[patent_app_country] => US
[patent_app_date] => 2017-12-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 1687
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 117
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15847945
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/847945 | Dynamic random access memory | Dec 19, 2017 | Issued |
Array
(
[id] => 12873217
[patent_doc_number] => 20180182914
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-06-28
[patent_title] => GROUP III NITRIDE SEMICONDUCTOR LIGHT-EMITTING DEVICE
[patent_app_type] => utility
[patent_app_number] => 15/848529
[patent_app_country] => US
[patent_app_date] => 2017-12-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8421
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -11
[patent_words_short_claim] => 102
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15848529
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/848529 | Group III nitride semiconductor light-emitting device | Dec 19, 2017 | Issued |
Array
(
[id] => 14064075
[patent_doc_number] => 10236343
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-03-19
[patent_title] => Strain retention semiconductor member for channel SiGe layer of pFET
[patent_app_type] => utility
[patent_app_number] => 15/848591
[patent_app_country] => US
[patent_app_date] => 2017-12-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 10
[patent_no_of_words] => 4370
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 99
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15848591
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/848591 | Strain retention semiconductor member for channel SiGe layer of pFET | Dec 19, 2017 | Issued |
Array
(
[id] => 16172666
[patent_doc_number] => 10714242
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-07-14
[patent_title] => Symmetrically tunable electrical resistor
[patent_app_type] => utility
[patent_app_number] => 15/848085
[patent_app_country] => US
[patent_app_date] => 2017-12-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 16
[patent_no_of_words] => 6941
[patent_no_of_claims] => 34
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 187
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15848085
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/848085 | Symmetrically tunable electrical resistor | Dec 19, 2017 | Issued |
Array
(
[id] => 13201955
[patent_doc_number] => 10115901
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-10-30
[patent_title] => Mask assembly, apparatus, and method of manufacturing display device using the mask assembly
[patent_app_type] => utility
[patent_app_number] => 15/841221
[patent_app_country] => US
[patent_app_date] => 2017-12-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 19
[patent_no_of_words] => 7791
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 90
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15841221
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/841221 | Mask assembly, apparatus, and method of manufacturing display device using the mask assembly | Dec 12, 2017 | Issued |
Array
(
[id] => 12669007
[patent_doc_number] => 20180114835
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-04-26
[patent_title] => Doped Diamond SemiConductor and Method of Manufacture
[patent_app_type] => utility
[patent_app_number] => 15/836570
[patent_app_country] => US
[patent_app_date] => 2017-12-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5484
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 69
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15836570
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/836570 | Doped Diamond SemiConductor and Method of Manufacture | Dec 7, 2017 | Abandoned |
Array
(
[id] => 14151495
[patent_doc_number] => 10256136
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-04-09
[patent_title] => Method of manufacturing isolation structure for semiconductor device
[patent_app_type] => utility
[patent_app_number] => 15/830878
[patent_app_country] => US
[patent_app_date] => 2017-12-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 33
[patent_no_of_words] => 11756
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 147
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15830878
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/830878 | Method of manufacturing isolation structure for semiconductor device | Dec 3, 2017 | Issued |
Array
(
[id] => 14644711
[patent_doc_number] => 10367106
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-07-30
[patent_title] => Integrated photodetector waveguide structure with alignment tolerance
[patent_app_type] => utility
[patent_app_number] => 15/826889
[patent_app_country] => US
[patent_app_date] => 2017-11-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 11
[patent_no_of_words] => 4630
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 61
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15826889
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/826889 | Integrated photodetector waveguide structure with alignment tolerance | Nov 29, 2017 | Issued |
Array
(
[id] => 12596214
[patent_doc_number] => 20180090568
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-03-29
[patent_title] => PROCESS FOR FABRICATING SILICON NANOSTRUCTURES
[patent_app_type] => utility
[patent_app_number] => 15/826005
[patent_app_country] => US
[patent_app_date] => 2017-11-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3956
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => 0
[patent_words_short_claim] => 39
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15826005
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/826005 | PROCESS FOR FABRICATING SILICON NANOSTRUCTURES | Nov 28, 2017 | Abandoned |
Array
(
[id] => 14110485
[patent_doc_number] => 20190096918
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-03-28
[patent_title] => AN ARRAY SUBSTRATE, MASK PLATE AND ARRAY SUBSTRATE MANUFACTURING METHOD
[patent_app_type] => utility
[patent_app_number] => 15/740267
[patent_app_country] => US
[patent_app_date] => 2017-11-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3218
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -8
[patent_words_short_claim] => 38
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15740267
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/740267 | AN ARRAY SUBSTRATE, MASK PLATE AND ARRAY SUBSTRATE MANUFACTURING METHOD | Nov 23, 2017 | Abandoned |
Array
(
[id] => 14178307
[patent_doc_number] => 10263176
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-04-16
[patent_title] => Semiconductor device having vertical hall element
[patent_app_type] => utility
[patent_app_number] => 15/808304
[patent_app_country] => US
[patent_app_date] => 2017-11-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 3
[patent_no_of_words] => 4318
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 163
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15808304
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/808304 | Semiconductor device having vertical hall element | Nov 8, 2017 | Issued |
Array
(
[id] => 13451907
[patent_doc_number] => 20180277496
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-09-27
[patent_title] => INTEGRATED PHYSICALLY UNCLONABLE FUNCTION DEVICE AND METHOD OF PRODUCTION THEREOF
[patent_app_type] => utility
[patent_app_number] => 15/784883
[patent_app_country] => US
[patent_app_date] => 2017-10-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7125
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -24
[patent_words_short_claim] => 36
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15784883
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/784883 | Integrated physically unclonable function device with a set of transistors exhibiting a random distribution of threshold voltages | Oct 15, 2017 | Issued |
Array
(
[id] => 15274593
[patent_doc_number] => 20190386031
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-12-19
[patent_title] => MANUFACTURING METHODS FOR LOW TEMPERATURE POLY-SILICON ARRAY SUBSTRATE AND LOW TEMPERATURE POLY-SILICON THIN-FILM TRANSISTOR
[patent_app_type] => utility
[patent_app_number] => 15/737131
[patent_app_country] => US
[patent_app_date] => 2017-09-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4425
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 139
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15737131
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/737131 | Manufacturing methods for low temperature poly-silicon array substrate and low temperature poly-silicon thin-film transistor | Sep 20, 2017 | Issued |
Array
(
[id] => 14828051
[patent_doc_number] => 10411041
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-09-10
[patent_title] => Array substrate, display panel, and display device
[patent_app_type] => utility
[patent_app_number] => 15/739745
[patent_app_country] => US
[patent_app_date] => 2017-09-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 6
[patent_no_of_words] => 2199
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 300
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15739745
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/739745 | Array substrate, display panel, and display device | Sep 19, 2017 | Issued |
Array
(
[id] => 12120494
[patent_doc_number] => 20180004080
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-01-04
[patent_title] => 'PHOTOMASK LAYOUTS AND METHODS OF FORMING PATTERNS USING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 15/709344
[patent_app_country] => US
[patent_app_date] => 2017-09-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 5475
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15709344
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/709344 | PHOTOMASK LAYOUTS AND METHODS OF FORMING PATTERNS USING THE SAME | Sep 18, 2017 | Abandoned |
Array
(
[id] => 13996529
[patent_doc_number] => 20190067422
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-02-28
[patent_title] => THIN FILM TRANSISTOR ARRAY SUBSTRATE AND DISPLAY PANEL THEREOF
[patent_app_type] => utility
[patent_app_number] => 15/578539
[patent_app_country] => US
[patent_app_date] => 2017-09-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4270
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 171
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15578539
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/578539 | Thin film transistor array substrate and display panel thereof | Sep 17, 2017 | Issued |
Array
(
[id] => 14050059
[patent_doc_number] => 20190081137
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-03-14
[patent_title] => ISOLATION STRUCTURE FOR ACTIVE DEVICES
[patent_app_type] => utility
[patent_app_number] => 15/703084
[patent_app_country] => US
[patent_app_date] => 2017-09-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5706
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15703084
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/703084 | Isolation structure for active devices | Sep 12, 2017 | Issued |
Array
(
[id] => 12650559
[patent_doc_number] => 20180108684
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-04-19
[patent_title] => DISPLAY DEVICE AND MANUFACTURING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 15/702797
[patent_app_country] => US
[patent_app_date] => 2017-09-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6031
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -10
[patent_words_short_claim] => 142
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15702797
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/702797 | Display device and manufacturing method thereof | Sep 12, 2017 | Issued |