Selim U Ahmed

Array ( [id] => 3660055 [patent_doc_number] => 05640512 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-06-17 [patent_title] => 'Maintenance method and apparatus for providing a high-integrity, unidirectional, standardized ATM/SONET/DS3 transport signal link for a video distribution network' [patent_app_type] => 1 [patent_app_number] => 8/528325 [patent_app_country] => US [patent_app_date] => 1995-09-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 6 [patent_no_of_words] => 5408 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 167 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/640/05640512.pdf [firstpage_image] =>[orig_patent_app_number] => 528325 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3503102 [patent_doc_number] => 05561769 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-10-01 [patent_title] => 'Method and apparatus for executing a distributed algorithm or service on a simple network management protocol based computer network' [patent_app_type] => 1 [patent_app_number] => 8/523564 [patent_app_country] => US [patent_app_date] => 1995-09-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 9 [patent_no_of_words] => 3661 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 245 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/561/05561769.pdf [firstpage_image] =>[orig_patent_app_number] => 523564 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3635327 [patent_doc_number] => 05613079 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-03-18 [patent_title] => 'System for verifying the proper operation of a replication facility' [patent_app_type] => 1 [patent_app_number] => 8/524000 [patent_app_country] => US [patent_app_date] => 1995-09-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 4072 [patent_no_of_claims] => 27 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 105 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/613/05613079.pdf [firstpage_image] =>[orig_patent_app_number] => 524000 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4422685 [patent_doc_number] => 06272622 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-08-07 [patent_title] => 'Method of and circuit for instruction/data prefetching using non-referenced prefetch cache' [patent_app_type] => 1 [patent_app_number] => 8/522222 [patent_app_country] => US [patent_app_date] => 1995-09-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 5313 [patent_no_of_claims] => 27 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 58 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/272/06272622.pdf [firstpage_image] =>[orig_patent_app_number] => 522222 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3677759 [patent_doc_number] => 05668978 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-09-16 [patent_title] => 'Apparatus and method for synthesizing program specification from independent sets of tables' [patent_app_type] => 1 [patent_app_number] => 8/520227 [patent_app_country] => US [patent_app_date] => 1995-08-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 3657 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 234 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/668/05668978.pdf [firstpage_image] =>[orig_patent_app_number] => 520227 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3965877 [patent_doc_number] => 05956509 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-09-21 [patent_title] => 'System and method for performing remote requests with an on-line service network' [patent_app_type] => 1 [patent_app_number] => 8/516184 [patent_app_country] => US [patent_app_date] => 1995-08-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 24 [patent_figures_cnt] => 29 [patent_no_of_words] => 27192 [patent_no_of_claims] => 58 [patent_no_of_ind_claims] => 9 [patent_words_short_claim] => 93 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/956/05956509.pdf [firstpage_image] =>[orig_patent_app_number] => 516184 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3646417 [patent_doc_number] => 05632024 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-05-20 [patent_title] => 'Microcomputer executing compressed program and generating compressed branch addresses' [patent_app_type] => 1 [patent_app_number] => 8/515398 [patent_app_country] => US [patent_app_date] => 1995-08-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 5615 [patent_no_of_claims] => 27 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 188 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/632/05632024.pdf [firstpage_image] =>[orig_patent_app_number] => 515398 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3830459 [patent_doc_number] => 05812837 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-09-22 [patent_title] => 'Data processing apparatus for controlling an interrupt process and its method' [patent_app_type] => 1 [patent_app_number] => 8/510120 [patent_app_country] => US [patent_app_date] => 1995-08-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 18 [patent_no_of_words] => 5046 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 157 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/812/05812837.pdf [firstpage_image] =>[orig_patent_app_number] => 510120 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3544158 [patent_doc_number] => 05584001 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-12-10 [patent_title] => 'Branch target buffer for dynamically predicting branch instruction outcomes using a predicted branch history' [patent_app_type] => 1 [patent_app_number] => 8/509331 [patent_app_country] => US [patent_app_date] => 1995-07-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 9 [patent_no_of_words] => 5266 [patent_no_of_claims] => 42 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 201 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/584/05584001.pdf [firstpage_image] =>[orig_patent_app_number] => 509331 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4233116 [patent_doc_number] => 06041167 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-03-21 [patent_title] => 'Method and system for reordering instructions after dispatch in a processing system' [patent_app_type] => 1 [patent_app_number] => 8/508121 [patent_app_country] => US [patent_app_date] => 1995-07-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 21 [patent_figures_cnt] => 38 [patent_no_of_words] => 12995 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 165 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/041/06041167.pdf [firstpage_image] =>[orig_patent_app_number] => 508121 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3640086 [patent_doc_number] => 05621908 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-04-15 [patent_title] => 'Parallel sorting system to reduce the amount of communication between processing devices' [patent_app_type] => 1 [patent_app_number] => 8/502858 [patent_app_country] => US [patent_app_date] => 1995-07-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 19 [patent_figures_cnt] => 31 [patent_no_of_words] => 13186 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 208 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/621/05621908.pdf [firstpage_image] =>[orig_patent_app_number] => 502858 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3855174 [patent_doc_number] => 05708837 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-01-13 [patent_title] => 'Method and apparatus for register renaming in a computer system using a separate arithmetic available queue' [patent_app_type] => 1 [patent_app_number] => 8/497720 [patent_app_country] => US [patent_app_date] => 1995-06-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 4590 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 266 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/708/05708837.pdf [firstpage_image] =>[orig_patent_app_number] => 497720 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3667177 [patent_doc_number] => 05623617 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-04-22 [patent_title] => 'Method for decoding sequences of guest instructions for a host computer' [patent_app_type] => 1 [patent_app_number] => 8/478426 [patent_app_country] => US [patent_app_date] => 1995-06-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 10 [patent_no_of_words] => 12170 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 64 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/623/05623617.pdf [firstpage_image] =>[orig_patent_app_number] => 478426 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3661489 [patent_doc_number] => 05606677 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-02-25 [patent_title] => 'Packed word pair multiply operation forming output including most significant bits of product and other bits of one input' [patent_app_type] => 1 [patent_app_number] => 8/472828 [patent_app_country] => US [patent_app_date] => 1995-06-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 37 [patent_figures_cnt] => 70 [patent_no_of_words] => 99560 [patent_no_of_claims] => 127 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 197 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/606/05606677.pdf [firstpage_image] =>[orig_patent_app_number] => 472828 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3788078 [patent_doc_number] => 05774687 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-06-30 [patent_title] => 'Central processing unit detecting and judging whether operation result executed by ALU in response to a first instruction code meets a predetermined condition' [patent_app_type] => 1 [patent_app_number] => 8/483064 [patent_app_country] => US [patent_app_date] => 1995-06-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 8 [patent_no_of_words] => 3477 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 141 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/774/05774687.pdf [firstpage_image] =>[orig_patent_app_number] => 483064 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3784865 [patent_doc_number] => 05734880 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-03-31 [patent_title] => 'Hardware branching employing loop control registers loaded according to status of sections of an arithmetic logic unit divided into a plurality of sections' [patent_app_type] => 1 [patent_app_number] => 8/480230 [patent_app_country] => US [patent_app_date] => 1995-06-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 37 [patent_figures_cnt] => 70 [patent_no_of_words] => 98130 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 362 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/734/05734880.pdf [firstpage_image] =>[orig_patent_app_number] => 480230 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3569309 [patent_doc_number] => 05544316 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-08-06 [patent_title] => 'Method and system for optionally registering a local process to allow participation in a single system semantic' [patent_app_type] => 1 [patent_app_number] => 8/483783 [patent_app_country] => US [patent_app_date] => 1995-06-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 28 [patent_figures_cnt] => 37 [patent_no_of_words] => 26329 [patent_no_of_claims] => 1 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 250 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/544/05544316.pdf [firstpage_image] =>[orig_patent_app_number] => 483783 [rel_patent_id] =>[rel_patent_doc_number] =>)