
Seong-ah A. Shin
Examiner (ID: 19172, Phone: (571)272-5933 , Office: P/2659 )
| Most Active Art Unit | 2659 |
| Art Unit(s) | 2659, 2658 |
| Total Applications | 475 |
| Issued Applications | 347 |
| Pending Applications | 50 |
| Abandoned Applications | 88 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 19269057
[patent_doc_number] => 20240212761
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-06-27
[patent_title] => METHOD OF PROGRAMMING DATA IN NONVOLATILE MEMORY DEVICE AND NONVOLATILE MEMORY DEVICE PERFORMING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/464383
[patent_app_country] => US
[patent_app_date] => 2023-09-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 20296
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 189
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18464383
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/464383 | Method of programming data in nonvolatile memory device and nonvolatile memory device performing the same | Sep 10, 2023 | Issued |
Array
(
[id] => 20274687
[patent_doc_number] => 12444471
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-10-14
[patent_title] => Memory device for performing erase verify operation on cell string group basis and method of operating the same
[patent_app_type] => utility
[patent_app_number] => 18/462433
[patent_app_country] => US
[patent_app_date] => 2023-09-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 4817
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 74
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18462433
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/462433 | Memory device for performing erase verify operation on cell string group basis and method of operating the same | Sep 6, 2023 | Issued |
Array
(
[id] => 20161164
[patent_doc_number] => 12387797
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-08-12
[patent_title] => Memory device and operating method thereof
[patent_app_type] => utility
[patent_app_number] => 18/242232
[patent_app_country] => US
[patent_app_date] => 2023-09-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 27
[patent_figures_cnt] => 27
[patent_no_of_words] => 10982
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 128
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18242232
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/242232 | Memory device and operating method thereof | Sep 4, 2023 | Issued |
Array
(
[id] => 19054457
[patent_doc_number] => 20240096426
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-03-21
[patent_title] => SEMICONDUCTOR STORAGE DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/460496
[patent_app_country] => US
[patent_app_date] => 2023-09-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13859
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 94
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18460496
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/460496 | Semiconductor storage device | Aug 31, 2023 | Issued |
Array
(
[id] => 19328611
[patent_doc_number] => 12046300
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-07-23
[patent_title] => Memory system
[patent_app_type] => utility
[patent_app_number] => 18/459501
[patent_app_country] => US
[patent_app_date] => 2023-09-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 38
[patent_figures_cnt] => 38
[patent_no_of_words] => 22589
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 121
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18459501
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/459501 | Memory system | Aug 31, 2023 | Issued |
Array
(
[id] => 19007434
[patent_doc_number] => 20240071505
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-02-29
[patent_title] => DYNAMIC LATCHES ABOVE A THREE-DIMENSIONAL NON-VOLATILE MEMORY ARRAY
[patent_app_type] => utility
[patent_app_number] => 18/237815
[patent_app_country] => US
[patent_app_date] => 2023-08-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 14723
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 99
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18237815
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/237815 | Dynamic latches above a three-dimensional non-volatile memory array | Aug 23, 2023 | Issued |
Array
(
[id] => 20111283
[patent_doc_number] => 12362018
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-07-15
[patent_title] => Method of programming memory
[patent_app_type] => utility
[patent_app_number] => 18/452563
[patent_app_country] => US
[patent_app_date] => 2023-08-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 17
[patent_no_of_words] => 6499
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 96
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18452563
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/452563 | Method of programming memory | Aug 20, 2023 | Issued |
Array
(
[id] => 19294332
[patent_doc_number] => 12033693
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-07-09
[patent_title] => Memory system and memory device
[patent_app_type] => utility
[patent_app_number] => 18/451182
[patent_app_country] => US
[patent_app_date] => 2023-08-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 68
[patent_figures_cnt] => 75
[patent_no_of_words] => 43543
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 234
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18451182
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/451182 | Memory system and memory device | Aug 16, 2023 | Issued |
Array
(
[id] => 19435727
[patent_doc_number] => 20240304225
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-09-12
[patent_title] => MEMORY DEVICE FOR STORING PLURALITY OF DATA BITS AND METHOD OF OPERATING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/450413
[patent_app_country] => US
[patent_app_date] => 2023-08-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8549
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 84
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18450413
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/450413 | Memory device for storing plurality of data bits and method of operating the same | Aug 15, 2023 | Issued |
Array
(
[id] => 20161162
[patent_doc_number] => 12387795
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-08-12
[patent_title] => Low stress refresh erase in a memory device
[patent_app_type] => utility
[patent_app_number] => 18/234289
[patent_app_country] => US
[patent_app_date] => 2023-08-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 6065
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 116
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18234289
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/234289 | Low stress refresh erase in a memory device | Aug 14, 2023 | Issued |
Array
(
[id] => 18810477
[patent_doc_number] => 20230384812
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-11-30
[patent_title] => VOLTAGE REGULATION FOR MULTIPLE VOLTAGE LEVELS
[patent_app_type] => utility
[patent_app_number] => 18/234356
[patent_app_country] => US
[patent_app_date] => 2023-08-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6198
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 94
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18234356
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/234356 | Voltage regulation for multiple voltage levels | Aug 14, 2023 | Issued |
Array
(
[id] => 18789011
[patent_doc_number] => 20230377619
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-11-23
[patent_title] => METHODS OF CHARGING LOCAL INPUT/OUTPUT LINES OF MEMORY DEVICES, AND RELATED DEVICES AND SYSTEMS
[patent_app_type] => utility
[patent_app_number] => 18/365594
[patent_app_country] => US
[patent_app_date] => 2023-08-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13723
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 50
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18365594
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/365594 | METHODS OF CHARGING LOCAL INPUT/OUTPUT LINES OF MEMORY DEVICES, AND RELATED DEVICES AND SYSTEMS | Aug 3, 2023 | Pending |
Array
(
[id] => 18905767
[patent_doc_number] => 20240021252
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-01-18
[patent_title] => MEMORY SYSTEM, CONTROL METHOD THEREOF, AND PROGRAM
[patent_app_type] => utility
[patent_app_number] => 18/365929
[patent_app_country] => US
[patent_app_date] => 2023-08-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13630
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 101
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18365929
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/365929 | Memory system, control method thereof, and program | Aug 3, 2023 | Issued |
Array
(
[id] => 20132085
[patent_doc_number] => 12374402
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-07-29
[patent_title] => Smart early program termination algorithm for neighbor plane disturb countermeasure
[patent_app_type] => utility
[patent_app_number] => 18/229978
[patent_app_country] => US
[patent_app_date] => 2023-08-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 27
[patent_no_of_words] => 12547
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 180
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18229978
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/229978 | Smart early program termination algorithm for neighbor plane disturb countermeasure | Aug 2, 2023 | Issued |
Array
(
[id] => 19260688
[patent_doc_number] => 12020753
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-06-25
[patent_title] => Semiconductor memory device
[patent_app_type] => utility
[patent_app_number] => 18/359764
[patent_app_country] => US
[patent_app_date] => 2023-07-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 23
[patent_no_of_words] => 14134
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 513
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18359764
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/359764 | Semiconductor memory device | Jul 25, 2023 | Issued |
Array
(
[id] => 19980008
[patent_doc_number] => 12347494
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-07-01
[patent_title] => On-chip performance throttling
[patent_app_type] => utility
[patent_app_number] => 18/225253
[patent_app_country] => US
[patent_app_date] => 2023-07-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 27
[patent_no_of_words] => 8314
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 173
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18225253
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/225253 | On-chip performance throttling | Jul 23, 2023 | Issued |
Array
(
[id] => 20010880
[patent_doc_number] => 20250149102
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-05-08
[patent_title] => STORAGE ARRAY
[patent_app_type] => utility
[patent_app_number] => 18/850993
[patent_app_country] => US
[patent_app_date] => 2023-07-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 0
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -9
[patent_words_short_claim] => 104
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18850993
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/850993 | STORAGE ARRAY | Jul 23, 2023 | Pending |
Array
(
[id] => 19918424
[patent_doc_number] => 12293797
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-05-06
[patent_title] => Apparatus and methods for smart verify with adaptive voltage offset
[patent_app_type] => utility
[patent_app_number] => 18/355343
[patent_app_country] => US
[patent_app_date] => 2023-07-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 23
[patent_no_of_words] => 8454
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 92
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18355343
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/355343 | Apparatus and methods for smart verify with adaptive voltage offset | Jul 18, 2023 | Issued |
Array
(
[id] => 18759691
[patent_doc_number] => 20230363180
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-11-09
[patent_title] => MEMORY CELL WITH UNIPOLAR SELECTORS
[patent_app_type] => utility
[patent_app_number] => 18/353290
[patent_app_country] => US
[patent_app_date] => 2023-07-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10960
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 57
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18353290
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/353290 | Memory cell with unipolar selectors | Jul 16, 2023 | Issued |
Array
(
[id] => 19973910
[patent_doc_number] => 12342543
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-06-24
[patent_title] => Three-dimensional nor array and method of making the same
[patent_app_type] => utility
[patent_app_number] => 18/351992
[patent_app_country] => US
[patent_app_date] => 2023-07-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 82
[patent_figures_cnt] => 125
[patent_no_of_words] => 15643
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 140
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18351992
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/351992 | Three-dimensional nor array and method of making the same | Jul 12, 2023 | Issued |