Sergio Jose Curbelo Iii
Examiner (ID: 16302, Phone: (571)270-7172 , Office: P/2193 )
Most Active Art Unit | 2193 |
Art Unit(s) | 2166, 2193 |
Total Applications | 91 |
Issued Applications | 50 |
Pending Applications | 0 |
Abandoned Applications | 41 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 16746391
[patent_doc_number] => 10971392
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-04-06
[patent_title] => Amorphous metal thin film nonlinear resistor
[patent_app_type] => utility
[patent_app_number] => 16/556157
[patent_app_country] => US
[patent_app_date] => 2019-08-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 23
[patent_figures_cnt] => 31
[patent_no_of_words] => 8547
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 70
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16556157
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/556157 | Amorphous metal thin film nonlinear resistor | Aug 28, 2019 | Issued |
Array
(
[id] => 15274321
[patent_doc_number] => 20190385895
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-12-19
[patent_title] => AMORPHOUS METAL THIN FILM NONLINEAR RESISTOR
[patent_app_type] => utility
[patent_app_number] => 16/556159
[patent_app_country] => US
[patent_app_date] => 2019-08-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8546
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 60
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16556159
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/556159 | Amorphous metal thin film nonlinear resistor | Aug 28, 2019 | Issued |
Array
(
[id] => 16746391
[patent_doc_number] => 10971392
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-04-06
[patent_title] => Amorphous metal thin film nonlinear resistor
[patent_app_type] => utility
[patent_app_number] => 16/556157
[patent_app_country] => US
[patent_app_date] => 2019-08-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 23
[patent_figures_cnt] => 31
[patent_no_of_words] => 8547
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 70
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16556157
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/556157 | Amorphous metal thin film nonlinear resistor | Aug 28, 2019 | Issued |
Array
(
[id] => 15805681
[patent_doc_number] => 20200125983
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-04-23
[patent_title] => FREQUENCY ALLOCATION IN MULTI-QUBIT CIRCUITS
[patent_app_type] => utility
[patent_app_number] => 16/552365
[patent_app_country] => US
[patent_app_date] => 2019-08-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11395
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -20
[patent_words_short_claim] => 50
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16552365
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/552365 | Frequency allocation in multi-qubit circuits | Aug 26, 2019 | Issued |
Array
(
[id] => 18509126
[patent_doc_number] => 11706962
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-07-18
[patent_title] => Display device
[patent_app_type] => utility
[patent_app_number] => 16/545698
[patent_app_country] => US
[patent_app_date] => 2019-08-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 5
[patent_no_of_words] => 5866
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 264
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16545698
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/545698 | Display device | Aug 19, 2019 | Issued |
Array
(
[id] => 17222951
[patent_doc_number] => 11175447
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2021-11-16
[patent_title] => Waveguide in-coupling using polarized light emitting diodes
[patent_app_type] => utility
[patent_app_number] => 16/539940
[patent_app_country] => US
[patent_app_date] => 2019-08-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 28
[patent_no_of_words] => 24519
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 127
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16539940
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/539940 | Waveguide in-coupling using polarized light emitting diodes | Aug 12, 2019 | Issued |
Array
(
[id] => 16575055
[patent_doc_number] => 10896983
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-01-19
[patent_title] => Optical component packaging structure
[patent_app_type] => utility
[patent_app_number] => 16/537284
[patent_app_country] => US
[patent_app_date] => 2019-08-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 22
[patent_figures_cnt] => 22
[patent_no_of_words] => 6409
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 100
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16537284
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/537284 | Optical component packaging structure | Aug 8, 2019 | Issued |
Array
(
[id] => 16625170
[patent_doc_number] => 20210043823
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-02-11
[patent_title] => SUPERCONDUCTOR-SEMICONDUCTOR JOSEPHSON JUNCTION
[patent_app_type] => utility
[patent_app_number] => 16/534882
[patent_app_country] => US
[patent_app_date] => 2019-08-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5035
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 120
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16534882
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/534882 | Superconductor-semiconductor Josephson junction | Aug 6, 2019 | Issued |
Array
(
[id] => 15120281
[patent_doc_number] => 20190346773
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-11-14
[patent_title] => SEMICONDUCTOR STRUCTURE FOR OPTICAL VALIDATION
[patent_app_type] => utility
[patent_app_number] => 16/522753
[patent_app_country] => US
[patent_app_date] => 2019-07-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2291
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -4
[patent_words_short_claim] => 52
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16522753
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/522753 | Semiconductor structure for optical validation | Jul 25, 2019 | Issued |
Array
(
[id] => 15093121
[patent_doc_number] => 20190341372
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-11-07
[patent_title] => METHOD, APPARATUS AND SYSTEM TO INTERCONNECT PACKAGED INTEGRATED CIRCUIT DIES
[patent_app_type] => utility
[patent_app_number] => 16/516695
[patent_app_country] => US
[patent_app_date] => 2019-07-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8918
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16516695
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/516695 | Method, apparatus and system to interconnect packaged integrated circuit dies | Jul 18, 2019 | Issued |
Array
(
[id] => 15093227
[patent_doc_number] => 20190341425
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-11-07
[patent_title] => THREE DIMENSIONAL MEMORY ARRAY
[patent_app_type] => utility
[patent_app_number] => 16/513797
[patent_app_country] => US
[patent_app_date] => 2019-07-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7542
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 129
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16513797
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/513797 | Three dimensional memory array | Jul 16, 2019 | Issued |
Array
(
[id] => 16944219
[patent_doc_number] => 11056470
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-07-06
[patent_title] => Electronic package and method for fabricating the same
[patent_app_type] => utility
[patent_app_number] => 16/513124
[patent_app_country] => US
[patent_app_date] => 2019-07-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 15
[patent_no_of_words] => 3638
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 190
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16513124
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/513124 | Electronic package and method for fabricating the same | Jul 15, 2019 | Issued |
Array
(
[id] => 16386483
[patent_doc_number] => 10811328
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2020-10-20
[patent_title] => Semiconductor package
[patent_app_type] => utility
[patent_app_number] => 16/513193
[patent_app_country] => US
[patent_app_date] => 2019-07-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 21
[patent_no_of_words] => 9687
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 142
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16513193
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/513193 | Semiconductor package | Jul 15, 2019 | Issued |
Array
(
[id] => 16386513
[patent_doc_number] => 10811358
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-10-20
[patent_title] => Hybrid interposer and semiconductor package including the same
[patent_app_type] => utility
[patent_app_number] => 16/513171
[patent_app_country] => US
[patent_app_date] => 2019-07-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 13
[patent_no_of_words] => 8364
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 182
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16513171
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/513171 | Hybrid interposer and semiconductor package including the same | Jul 15, 2019 | Issued |
Array
(
[id] => 15369731
[patent_doc_number] => 20200020630
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-01-16
[patent_title] => ANTI-FUSE STRUCTURE CIRCUIT AND FORMINFG METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 16/512869
[patent_app_country] => US
[patent_app_date] => 2019-07-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5606
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 119
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16512869
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/512869 | Anti-fuse structure circuit and forming method thereof | Jul 15, 2019 | Issued |
Array
(
[id] => 16796078
[patent_doc_number] => 20210125895
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-04-29
[patent_title] => METAL-CERAMIC SUBSTRATE COMPRISING A FOIL AS A BOTTOM SUBSTRATE FACE, SAID FOIL BEING SHAPED FOR DIRECT COOLING
[patent_app_type] => utility
[patent_app_number] => 17/259406
[patent_app_country] => US
[patent_app_date] => 2019-07-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7146
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17259406
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/259406 | METAL-CERAMIC SUBSTRATE COMPRISING A FOIL AS A BOTTOM SUBSTRATE FACE, SAID FOIL BEING SHAPED FOR DIRECT COOLING | Jul 10, 2019 | Pending |
Array
(
[id] => 15496531
[patent_doc_number] => 20200048454
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-02-13
[patent_title] => HEAT-CURABLE RESIN COMPOSITION FOR SEMICONDUCTOR ENCAPSULATION AND SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/502791
[patent_app_country] => US
[patent_app_date] => 2019-07-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6870
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -5
[patent_words_short_claim] => 86
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16502791
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/502791 | Heat-curable resin composition for semiconductor encapsulation and semiconductor device | Jul 2, 2019 | Issued |
Array
(
[id] => 15969723
[patent_doc_number] => 20200168613
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-05-28
[patent_title] => SEMICONDUCTOR STRUCTURE AND METHOD FOR FORMING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/502785
[patent_app_country] => US
[patent_app_date] => 2019-07-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6018
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 81
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16502785
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/502785 | Semiconductor structure and method for forming the same | Jul 2, 2019 | Issued |
Array
(
[id] => 16339175
[patent_doc_number] => 10790143
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2020-09-29
[patent_title] => Semiconductor structure, high electron mobility transistor, and method for fabricating semiconductor structure
[patent_app_type] => utility
[patent_app_number] => 16/502711
[patent_app_country] => US
[patent_app_date] => 2019-07-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 5403
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 75
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16502711
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/502711 | Semiconductor structure, high electron mobility transistor, and method for fabricating semiconductor structure | Jul 2, 2019 | Issued |
Array
(
[id] => 16464215
[patent_doc_number] => 10847578
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2020-11-24
[patent_title] => Three-dimensional resistive memories and methods for forming the same
[patent_app_type] => utility
[patent_app_number] => 16/502833
[patent_app_country] => US
[patent_app_date] => 2019-07-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 14
[patent_no_of_words] => 5560
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 81
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16502833
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/502833 | Three-dimensional resistive memories and methods for forming the same | Jul 2, 2019 | Issued |