![](/images/general/no_picture/200_user.png)
Sergio Jose Curbelo Iii
Examiner (ID: 16302, Phone: (571)270-7172 , Office: P/2193 )
Most Active Art Unit | 2193 |
Art Unit(s) | 2166, 2193 |
Total Applications | 91 |
Issued Applications | 50 |
Pending Applications | 0 |
Abandoned Applications | 41 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 14281571
[patent_doc_number] => 20190138070
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-05-09
[patent_title] => SYSTEM AND METHODS FOR SUBSTRATES
[patent_app_type] => utility
[patent_app_number] => 16/240491
[patent_app_country] => US
[patent_app_date] => 2019-01-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6899
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 115
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16240491
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/240491 | System and methods for substrates | Jan 3, 2019 | Issued |
Array
(
[id] => 15315375
[patent_doc_number] => 10522401
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-12-31
[patent_title] => Methods of fabricating semiconductor devices
[patent_app_type] => utility
[patent_app_number] => 16/237948
[patent_app_country] => US
[patent_app_date] => 2019-01-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 22
[patent_figures_cnt] => 22
[patent_no_of_words] => 7469
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 136
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16237948
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/237948 | Methods of fabricating semiconductor devices | Jan 1, 2019 | Issued |
Array
(
[id] => 15300443
[patent_doc_number] => 20190393357
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-12-26
[patent_title] => NANOWIRE STACK GAA DEVICE WITH INNER SPACER AND METHODS FOR PRODUCING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/235987
[patent_app_country] => US
[patent_app_date] => 2018-12-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8499
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 138
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16235987
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/235987 | Nanowire stack GAA device with inner spacer and methods for producing the same | Dec 27, 2018 | Issued |
Array
(
[id] => 16119679
[patent_doc_number] => 20200211862
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-07-02
[patent_title] => 3D PRINTED SEMICONDUCTOR PACKAGE
[patent_app_type] => utility
[patent_app_number] => 16/236099
[patent_app_country] => US
[patent_app_date] => 2018-12-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5359
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -21
[patent_words_short_claim] => 80
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16236099
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/236099 | 3D printed semiconductor package | Dec 27, 2018 | Issued |
Array
(
[id] => 16120047
[patent_doc_number] => 20200212046
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-07-02
[patent_title] => METHODS OF FORMING AN APPARATUS, AND RELATED APPARATUSES AND ELECTRONIC SYSTEMS
[patent_app_type] => utility
[patent_app_number] => 16/235957
[patent_app_country] => US
[patent_app_date] => 2018-12-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 14389
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16235957
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/235957 | Methods of forming an apparatus, and related apparatuses and electronic systems | Dec 27, 2018 | Issued |
Array
(
[id] => 16120287
[patent_doc_number] => 20200212166
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-07-02
[patent_title] => 3D PRINTED SEMICONDUCTOR PACKAGE
[patent_app_type] => utility
[patent_app_number] => 16/236106
[patent_app_country] => US
[patent_app_date] => 2018-12-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5349
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -20
[patent_words_short_claim] => 75
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16236106
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/236106 | 3D printed semiconductor package | Dec 27, 2018 | Issued |
Array
(
[id] => 15300057
[patent_doc_number] => 20190393164
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-12-26
[patent_title] => PACKAGE SUBSTRATES HAVING AN ELECTROMAGNETIC BANDGAP STRUCTURE AND SEMICONDUCTOR PACKAGES EMPLOYING THE PACKAGE SUBSTRATES
[patent_app_type] => utility
[patent_app_number] => 16/236058
[patent_app_country] => US
[patent_app_date] => 2018-12-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9935
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 134
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16236058
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/236058 | Package substrates having an electromagnetic bandgap structure and semiconductor packages employing the package substrates | Dec 27, 2018 | Issued |
Array
(
[id] => 14542343
[patent_doc_number] => 20190206793
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-07-04
[patent_title] => DISSIMILAR MATERIAL INTERFACE HAVING LATTICES
[patent_app_type] => utility
[patent_app_number] => 16/236101
[patent_app_country] => US
[patent_app_date] => 2018-12-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5198
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 53
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16236101
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/236101 | Dissimilar material interface having lattices | Dec 27, 2018 | Issued |
Array
(
[id] => 16119887
[patent_doc_number] => 20200211966
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-07-02
[patent_title] => CERAMIC INTERPOSERS FOR ON-DIE INTERCONNECTS
[patent_app_type] => utility
[patent_app_number] => 16/236016
[patent_app_country] => US
[patent_app_date] => 2018-12-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10902
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -5
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16236016
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/236016 | Ceramic interposers for on-die interconnects | Dec 27, 2018 | Issued |
Array
(
[id] => 15688415
[patent_doc_number] => 20200098871
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-03-26
[patent_title] => SEMICONDUCTOR DEVICE WITH FERROELECTRIC ALUMINUM NITRIDE
[patent_app_type] => utility
[patent_app_number] => 16/235997
[patent_app_country] => US
[patent_app_date] => 2018-12-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6416
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16235997
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/235997 | Semiconductor device with ferroelectric aluminum nitride | Dec 27, 2018 | Issued |
Array
(
[id] => 16820059
[patent_doc_number] => 11004898
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-05-11
[patent_title] => Method for manufacturing a magnetic tunnel junction device and device manufactured using such method
[patent_app_type] => utility
[patent_app_number] => 16/236051
[patent_app_country] => US
[patent_app_date] => 2018-12-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 5
[patent_no_of_words] => 4600
[patent_no_of_claims] => 29
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 200
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16236051
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/236051 | Method for manufacturing a magnetic tunnel junction device and device manufactured using such method | Dec 27, 2018 | Issued |
Array
(
[id] => 16218474
[patent_doc_number] => 10734296
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-08-04
[patent_title] => Electrical device with test pads encased within the packaging material
[patent_app_type] => utility
[patent_app_number] => 16/236100
[patent_app_country] => US
[patent_app_date] => 2018-12-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 8733
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 272
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16236100
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/236100 | Electrical device with test pads encased within the packaging material | Dec 27, 2018 | Issued |
Array
(
[id] => 16119903
[patent_doc_number] => 20200211974
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-07-02
[patent_title] => METHOD TO FABRICATE METAL AND FERROMAGNETIC METAL MULTILAYER INTERCONNECT LINE FOR SKIN EFFECT SUPPRESSION
[patent_app_type] => utility
[patent_app_number] => 16/232524
[patent_app_country] => US
[patent_app_date] => 2018-12-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5065
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 34
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16232524
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/232524 | Method to fabricate metal and ferromagnetic metal multilayer interconnect line for skin effect suppression | Dec 25, 2018 | Issued |
Array
(
[id] => 15703485
[patent_doc_number] => 10607929
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-03-31
[patent_title] => Electronics package having a self-aligning interconnect assembly and method of making same
[patent_app_type] => utility
[patent_app_number] => 16/229049
[patent_app_country] => US
[patent_app_date] => 2018-12-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 22
[patent_no_of_words] => 8029
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 130
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16229049
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/229049 | Electronics package having a self-aligning interconnect assembly and method of making same | Dec 20, 2018 | Issued |
Array
(
[id] => 15792157
[patent_doc_number] => 10629811
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-04-21
[patent_title] => Resistance variable memory structure and method of forming the same
[patent_app_type] => utility
[patent_app_number] => 16/224332
[patent_app_country] => US
[patent_app_date] => 2018-12-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 8
[patent_no_of_words] => 5655
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 134
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16224332
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/224332 | Resistance variable memory structure and method of forming the same | Dec 17, 2018 | Issued |
Array
(
[id] => 16187137
[patent_doc_number] => 10720478
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-07-21
[patent_title] => Organic EL display panel, organic EL display device, and organic EL display panel manufacturing method
[patent_app_type] => utility
[patent_app_number] => 16/219949
[patent_app_country] => US
[patent_app_date] => 2018-12-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 32
[patent_no_of_words] => 10590
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 214
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16219949
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/219949 | Organic EL display panel, organic EL display device, and organic EL display panel manufacturing method | Dec 13, 2018 | Issued |
Array
(
[id] => 14164383
[patent_doc_number] => 20190109294
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-04-11
[patent_title] => Organic Light Emitting Device
[patent_app_type] => utility
[patent_app_number] => 16/212459
[patent_app_country] => US
[patent_app_date] => 2018-12-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7482
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 99
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16212459
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/212459 | Organic light emitting device | Dec 5, 2018 | Issued |
Array
(
[id] => 15415055
[patent_doc_number] => 20200027850
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-01-23
[patent_title] => RADIO FREQUENCY TRANSISTOR AMPLIFIERS AND OTHER MULTI-CELL TRANSISTORS HAVING ISOLATION STRUCTURES
[patent_app_type] => utility
[patent_app_number] => 16/208940
[patent_app_country] => US
[patent_app_date] => 2018-12-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 17670
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16208940
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/208940 | Radio frequency transistor amplifiers and other multi-cell transistors having isolation structures | Dec 3, 2018 | Issued |
Array
(
[id] => 14164373
[patent_doc_number] => 20190109289
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-04-11
[patent_title] => DISPLAY DEVICE AND MANUFACTURING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 16/208182
[patent_app_country] => US
[patent_app_date] => 2018-12-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9667
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 100
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16208182
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/208182 | Display device and manufacturing method thereof | Dec 2, 2018 | Issued |
Array
(
[id] => 14186961
[patent_doc_number] => 20190113185
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-04-18
[patent_title] => NANO-SCALE LIGHT-EMITTING DIODE (LED) ELECTRODE ASSEMBLY EMITTING POLARIZED LIGHT, METHOD OF MANUFACTURING THE SAME, AND POLARIZED LED LAMP HAVING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/206982
[patent_app_country] => US
[patent_app_date] => 2018-11-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 16121
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16206982
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/206982 | Nano-scale light-emitting diode (LED) electrode assembly emitting polarized light, method of manufacturing the same, and polarized LED lamp having the same | Nov 29, 2018 | Issued |