Shahdeep Mohammed

Array ( [id] => 1309728 [patent_doc_number] => 06617606 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2003-09-09 [patent_title] => 'Light-emitting semiconductor element' [patent_app_type] => B2 [patent_app_number] => 09/948701 [patent_app_country] => US [patent_app_date] => 2001-09-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 12 [patent_no_of_words] => 5880 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 57 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/617/06617606.pdf [firstpage_image] =>[orig_patent_app_number] => 09948701 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6443976 [patent_doc_number] => 20020149012 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-10-17 [patent_title] => 'Semiconductor device' [patent_app_type] => new [patent_app_number] => 09/948610 [patent_app_country] => US [patent_app_date] => 2001-09-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 24 [patent_figures_cnt] => 24 [patent_no_of_words] => 7432 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 89 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0149/20020149012.pdf [firstpage_image] =>[orig_patent_app_number] => 09948610 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6535349 [patent_doc_number] => 20020163013 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-11-07 [patent_title] => 'Heterojunction bipolar transistor' [patent_app_type] => new [patent_app_number] => 09/948112 [patent_app_country] => US [patent_app_date] => 2001-09-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 8106 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 100 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0163/20020163013.pdf [firstpage_image] =>[orig_patent_app_number] => 09948112 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5948465 [patent_doc_number] => 20020005516 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-01-17 [patent_title] => 'Thin film circuit' [patent_app_type] => new [patent_app_number] => 09/946723 [patent_app_country] => US [patent_app_date] => 2001-09-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 4330 [patent_no_of_claims] => 27 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 95 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0005/20020005516.pdf [firstpage_image] =>[orig_patent_app_number] => 09946723 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1034997 [patent_doc_number] => 06876013 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-04-05 [patent_title] => 'Compound semiconductor multilayer structure and bipolar transistor using the same' [patent_app_type] => utility [patent_app_number] => 10/363315 [patent_app_country] => US [patent_app_date] => 2001-08-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 8 [patent_no_of_words] => 8803 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 71 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/876/06876013.pdf [firstpage_image] =>[orig_patent_app_number] => 10363315 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6690867 [patent_doc_number] => 20030038299 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-02-27 [patent_title] => 'Semiconductor structure including a compliant substrate having a decoupling layer, device including the compliant substrate, and method to form the structure and device' [patent_app_type] => new [patent_app_number] => 09/934836 [patent_app_country] => US [patent_app_date] => 2001-08-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 14859 [patent_no_of_claims] => 44 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 43 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0038/20030038299.pdf [firstpage_image] =>[orig_patent_app_number] => 09934836 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6838296 [patent_doc_number] => 20030035636 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-02-20 [patent_title] => 'Structure and method for fabricating a semiconductor structure comprising one or more logic gates' [patent_app_type] => new [patent_app_number] => 09/930145 [patent_app_country] => US [patent_app_date] => 2001-08-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 15023 [patent_no_of_claims] => 31 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 91 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0035/20030035636.pdf [firstpage_image] =>[orig_patent_app_number] => 09930145 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6837207 [patent_doc_number] => 20030034547 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-02-20 [patent_title] => 'Semiconductor structures and devices utilizing the formation of a compliant substrate for materials used to form the same including dynamic logic with local storage elements and a method of operating same' [patent_app_type] => new [patent_app_number] => 09/930261 [patent_app_country] => US [patent_app_date] => 2001-08-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 16306 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 147 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0034/20030034547.pdf [firstpage_image] =>[orig_patent_app_number] => 09930261 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6837163 [patent_doc_number] => 20030034503 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-02-20 [patent_title] => 'Structure and method for fabricating semiconductor structures having instruction decoders and dispatchers formed of monocrystaline compound semiconductor material' [patent_app_type] => new [patent_app_number] => 09/930176 [patent_app_country] => US [patent_app_date] => 2001-08-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 15963 [patent_no_of_claims] => 37 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 79 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0034/20030034503.pdf [firstpage_image] =>[orig_patent_app_number] => 09930176 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6837166 [patent_doc_number] => 20030034506 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-02-20 [patent_title] => 'Structure and method for fabricating semiconductor structures having a scheduling engine utilizing the formation of a compliant substrate for materials used to form the same' [patent_app_type] => new [patent_app_number] => 09/930276 [patent_app_country] => US [patent_app_date] => 2001-08-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 14275 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 60 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0034/20030034506.pdf [firstpage_image] =>[orig_patent_app_number] => 09930276 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6837148 [patent_doc_number] => 20030034488 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-02-20 [patent_title] => 'Structure and method for fabricating and facilitating dataflow processor' [patent_app_type] => new [patent_app_number] => 09/930175 [patent_app_country] => US [patent_app_date] => 2001-08-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 15861 [patent_no_of_claims] => 35 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 142 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0034/20030034488.pdf [firstpage_image] =>[orig_patent_app_number] => 09930175 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6837165 [patent_doc_number] => 20030034505 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-02-20 [patent_title] => 'Structure and method for fabricating semiconductor structures and devices utilizing the formation of a compliant substrate including an isotopically enriched material' [patent_app_type] => new [patent_app_number] => 09/930260 [patent_app_country] => US [patent_app_date] => 2001-08-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 16700 [patent_no_of_claims] => 27 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 40 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0034/20030034505.pdf [firstpage_image] =>[orig_patent_app_number] => 09930260 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6837195 [patent_doc_number] => 20030034535 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-02-20 [patent_title] => 'Mems devices suitable for integration with chip having integrated silicon and compound semiconductor devices, and methods for fabricating such devices' [patent_app_type] => new [patent_app_number] => 09/929020 [patent_app_country] => US [patent_app_date] => 2001-08-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 23 [patent_figures_cnt] => 23 [patent_no_of_words] => 22605 [patent_no_of_claims] => 45 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 56 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0034/20030034535.pdf [firstpage_image] =>[orig_patent_app_number] => 09929020 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6837151 [patent_doc_number] => 20030034491 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-02-20 [patent_title] => 'Structure and method for fabricating semiconductor structures and devices for detecting an object' [patent_app_type] => new [patent_app_number] => 09/928356 [patent_app_country] => US [patent_app_date] => 2001-08-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 15 [patent_no_of_words] => 17697 [patent_no_of_claims] => 40 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 132 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0034/20030034491.pdf [firstpage_image] =>[orig_patent_app_number] => 09928356 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6686396 [patent_doc_number] => 20030030119 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-02-13 [patent_title] => 'Structure and method for improved piezo electric coupled component integrated devices' [patent_app_type] => new [patent_app_number] => 09/927396 [patent_app_country] => US [patent_app_date] => 2001-08-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 14879 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 35 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0030/20030030119.pdf [firstpage_image] =>[orig_patent_app_number] => 09927396 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6686339 [patent_doc_number] => 20030030062 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-02-13 [patent_title] => 'Methods for fabricating a laser cavity' [patent_app_type] => new [patent_app_number] => 09/924481 [patent_app_country] => US [patent_app_date] => 2001-08-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 13615 [patent_no_of_claims] => 39 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 78 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0030/20030030062.pdf [firstpage_image] =>[orig_patent_app_number] => 09924481 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6713768 [patent_doc_number] => 20030025116 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-02-06 [patent_title] => 'Semiconductor laminate configured for dividing into predetermined parts and method of manufacture therefor' [patent_app_type] => new [patent_app_number] => 09/918801 [patent_app_country] => US [patent_app_date] => 2001-08-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 15 [patent_no_of_words] => 18364 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 83 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0025/20030025116.pdf [firstpage_image] =>[orig_patent_app_number] => 09918801 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7632773 [patent_doc_number] => 06664561 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2003-12-16 [patent_title] => 'Light-receiving device with quantum-wave interference layers' [patent_app_type] => B2 [patent_app_number] => 09/915384 [patent_app_country] => US [patent_app_date] => 2001-07-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 13 [patent_no_of_words] => 4893 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 15 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/664/06664561.pdf [firstpage_image] =>[orig_patent_app_number] => 09915384 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6744549 [patent_doc_number] => 20030021732 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-01-30 [patent_title] => 'Apparatus for analyzing target materials and methods for fabricating an apparatus for analyzing target materials' [patent_app_type] => new [patent_app_number] => 09/911493 [patent_app_country] => US [patent_app_date] => 2001-07-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 13725 [patent_no_of_claims] => 38 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 168 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0021/20030021732.pdf [firstpage_image] =>[orig_patent_app_number] => 09911493 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6745273 [patent_doc_number] => 20030022456 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-01-30 [patent_title] => 'Interferometer gating of an optical clock for an integrated circuit' [patent_app_type] => new [patent_app_number] => 09/911445 [patent_app_country] => US [patent_app_date] => 2001-07-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 19 [patent_figures_cnt] => 19 [patent_no_of_words] => 20627 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 120 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0022/20030022456.pdf [firstpage_image] =>[orig_patent_app_number] => 09911445 [rel_patent_id] =>[rel_patent_doc_number] =>)