Shahdeep Mohammed

Array ( [id] => 3910826 [patent_doc_number] => 05835781 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-11-10 [patent_title] => 'Break-away key for electronic circuitry' [patent_app_type] => 1 [patent_app_number] => 8/376540 [patent_app_country] => US [patent_app_date] => 1995-01-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 12 [patent_no_of_words] => 3241 [patent_no_of_claims] => 1 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 316 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/835/05835781.pdf [firstpage_image] =>[orig_patent_app_number] => 376540 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3626416 [patent_doc_number] => 05642108 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-06-24 [patent_title] => 'Chordic keyboard system for generating a signal in response to a chord that is assigned using a correlation based on a composite chord-difficulty index' [patent_app_type] => 1 [patent_app_number] => 8/365926 [patent_app_country] => US [patent_app_date] => 1994-12-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 11 [patent_no_of_words] => 6952 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 195 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/642/05642108.pdf [firstpage_image] =>[orig_patent_app_number] => 365926 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3885965 [patent_doc_number] => 05838822 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-11-17 [patent_title] => 'Image communicating apparatus' [patent_app_type] => 1 [patent_app_number] => 8/357708 [patent_app_country] => US [patent_app_date] => 1994-12-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 32 [patent_figures_cnt] => 34 [patent_no_of_words] => 10108 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 179 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/838/05838822.pdf [firstpage_image] =>[orig_patent_app_number] => 357708 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3936383 [patent_doc_number] => 05953012 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-09-14 [patent_title] => 'Method and system for connecting to, browsing, and accessing computer network resources' [patent_app_type] => 1 [patent_app_number] => 8/356004 [patent_app_country] => US [patent_app_date] => 1994-12-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 11 [patent_no_of_words] => 2998 [patent_no_of_claims] => 30 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 219 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/953/05953012.pdf [firstpage_image] =>[orig_patent_app_number] => 356004 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3603048 [patent_doc_number] => 05488731 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-01-30 [patent_title] => 'Synchronization method for loosely coupled arrays of redundant disk drives' [patent_app_type] => 1 [patent_app_number] => 8/352428 [patent_app_country] => US [patent_app_date] => 1994-12-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 6 [patent_no_of_words] => 4626 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 208 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/488/05488731.pdf [firstpage_image] =>[orig_patent_app_number] => 352428 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3524351 [patent_doc_number] => 05564057 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-10-08 [patent_title] => 'Microprocessor architecture which facilitates input/output utilizing pairs of registers which the same address' [patent_app_type] => 1 [patent_app_number] => 8/353170 [patent_app_country] => US [patent_app_date] => 1994-12-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 5 [patent_no_of_words] => 3493 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 207 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/564/05564057.pdf [firstpage_image] =>[orig_patent_app_number] => 353170 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3903553 [patent_doc_number] => 05724603 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-03-03 [patent_title] => 'Single-chip microcomputer with asynchronously accessible user designed circuit' [patent_app_type] => 1 [patent_app_number] => 8/323093 [patent_app_country] => US [patent_app_date] => 1994-10-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 18 [patent_figures_cnt] => 18 [patent_no_of_words] => 12270 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 188 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/724/05724603.pdf [firstpage_image] =>[orig_patent_app_number] => 323093 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3562843 [patent_doc_number] => 05548772 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-08-20 [patent_title] => 'Parallel processing system with programmable optical interconnects' [patent_app_type] => 1 [patent_app_number] => 8/323427 [patent_app_country] => US [patent_app_date] => 1994-10-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 7 [patent_no_of_words] => 3942 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 191 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/548/05548772.pdf [firstpage_image] =>[orig_patent_app_number] => 323427 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3859290 [patent_doc_number] => 05745779 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-04-28 [patent_title] => 'Network subsystem for parallel processor system and network system for parallel processor system' [patent_app_type] => 1 [patent_app_number] => 8/313903 [patent_app_country] => US [patent_app_date] => 1994-09-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 13 [patent_no_of_words] => 11137 [patent_no_of_claims] => 48 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 625 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/745/05745779.pdf [firstpage_image] =>[orig_patent_app_number] => 313903 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3540851 [patent_doc_number] => 05542109 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-07-30 [patent_title] => 'Address tracking and branch resolution in a processor with multiple execution pipelines and instruction stream discontinuities' [patent_app_type] => 1 [patent_app_number] => 8/298771 [patent_app_country] => US [patent_app_date] => 1994-08-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 8 [patent_no_of_words] => 12784 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 638 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/542/05542109.pdf [firstpage_image] =>[orig_patent_app_number] => 298771 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3973515 [patent_doc_number] => 05978896 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-11-02 [patent_title] => 'Method and system for increased instruction dispatch efficiency in a superscalar processor system' [patent_app_type] => 1 [patent_app_number] => 8/289801 [patent_app_country] => US [patent_app_date] => 1994-08-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 6 [patent_no_of_words] => 3175 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 179 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/978/05978896.pdf [firstpage_image] =>[orig_patent_app_number] => 289801 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3523781 [patent_doc_number] => 05564017 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-10-08 [patent_title] => 'Procedure for safely terminating network programs during network logoff' [patent_app_type] => 1 [patent_app_number] => 8/269336 [patent_app_country] => US [patent_app_date] => 1994-06-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 2040 [patent_no_of_claims] => 1 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 146 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/564/05564017.pdf [firstpage_image] =>[orig_patent_app_number] => 269336 [rel_patent_id] =>[rel_patent_doc_number] =>)