
Shaka Shakar White
Examiner (ID: 4923)
| Most Active Art Unit | 2823 |
| Art Unit(s) | 2826, 2829, 2809, 2823 |
| Total Applications | 474 |
| Issued Applications | 353 |
| Pending Applications | 0 |
| Abandoned Applications | 121 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 7577363
[patent_doc_number] => 20110291245
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-12-01
[patent_title] => 'Semiconductor Device with Substrate-Side Exposed Device-Side Electrode and Method of Fabrication'
[patent_app_type] => utility
[patent_app_number] => 12/790773
[patent_app_country] => US
[patent_app_date] => 2010-05-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 5502
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0291/20110291245.pdf
[firstpage_image] =>[orig_patent_app_number] => 12790773
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/790773 | Semiconductor device with substrate-side exposed device-side electrode and method of fabrication | May 27, 2010 | Issued |
Array
(
[id] => 6584517
[patent_doc_number] => 20100308334
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-12-09
[patent_title] => 'ARRAY SUBSTRATE AND METHOD FOR MANUFACTURING THE ARRAY SUBSTRATE'
[patent_app_type] => utility
[patent_app_number] => 12/777347
[patent_app_country] => US
[patent_app_date] => 2010-05-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 10928
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0308/20100308334.pdf
[firstpage_image] =>[orig_patent_app_number] => 12777347
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/777347 | Array substrate and method for manufacturing the array substrate | May 10, 2010 | Issued |
Array
(
[id] => 6369206
[patent_doc_number] => 20100314757
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-12-16
[patent_title] => 'SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 12/777408
[patent_app_country] => US
[patent_app_date] => 2010-05-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 30
[patent_figures_cnt] => 30
[patent_no_of_words] => 10826
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0314/20100314757.pdf
[firstpage_image] =>[orig_patent_app_number] => 12777408
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/777408 | SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING THE SAME | May 10, 2010 | Abandoned |
Array
(
[id] => 6557071
[patent_doc_number] => 20100289114
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-11-18
[patent_title] => 'SEMICONDUCTOR ELEMENT FORMED IN A CRYSTALLINE SUBSTRATE MATERIAL AND COMPRISING AN EMBEDDED IN SITU DOPED SEMICONDUCTOR MATERIAL'
[patent_app_type] => utility
[patent_app_number] => 12/776879
[patent_app_country] => US
[patent_app_date] => 2010-05-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 9788
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0289/20100289114.pdf
[firstpage_image] =>[orig_patent_app_number] => 12776879
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/776879 | Semiconductor element formed in a crystalline substrate material and comprising an embedded in situ doped semiconductor material | May 9, 2010 | Issued |
Array
(
[id] => 4624765
[patent_doc_number] => 08004066
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-08-23
[patent_title] => 'Crack stop and moisture barrier'
[patent_app_type] => utility
[patent_app_number] => 12/766709
[patent_app_country] => US
[patent_app_date] => 2010-04-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 8
[patent_no_of_words] => 3951
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 219
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/004/08004066.pdf
[firstpage_image] =>[orig_patent_app_number] => 12766709
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/766709 | Crack stop and moisture barrier | Apr 22, 2010 | Issued |
Array
(
[id] => 8909323
[patent_doc_number] => 08481386
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-07-09
[patent_title] => 'Nanocrystal memories and methods of forming the same'
[patent_app_type] => utility
[patent_app_number] => 12/757812
[patent_app_country] => US
[patent_app_date] => 2010-04-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 14
[patent_no_of_words] => 4790
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 86
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12757812
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/757812 | Nanocrystal memories and methods of forming the same | Apr 8, 2010 | Issued |
Array
(
[id] => 6484264
[patent_doc_number] => 20100258869
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-10-14
[patent_title] => 'SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREOF'
[patent_app_type] => utility
[patent_app_number] => 12/757090
[patent_app_country] => US
[patent_app_date] => 2010-04-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 12094
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0258/20100258869.pdf
[firstpage_image] =>[orig_patent_app_number] => 12757090
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/757090 | SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREOF | Apr 8, 2010 | Abandoned |
Array
(
[id] => 7480068
[patent_doc_number] => 20110248367
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-10-13
[patent_title] => 'IMAGE SENSOR MODULE AND METHOD OF MANUFACTURING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 12/757228
[patent_app_country] => US
[patent_app_date] => 2010-04-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3574
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0248/20110248367.pdf
[firstpage_image] =>[orig_patent_app_number] => 12757228
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/757228 | Image sensor module and method of manufacturing the same | Apr 8, 2010 | Issued |
Array
(
[id] => 9059753
[patent_doc_number] => 08546188
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-10-01
[patent_title] => 'Bow-balanced 3D chip stacking'
[patent_app_type] => utility
[patent_app_number] => 12/757511
[patent_app_country] => US
[patent_app_date] => 2010-04-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 15
[patent_no_of_words] => 12531
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 375
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12757511
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/757511 | Bow-balanced 3D chip stacking | Apr 8, 2010 | Issued |
Array
(
[id] => 8410228
[patent_doc_number] => 08273625
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-09-25
[patent_title] => 'Structure for flash memory cells'
[patent_app_type] => utility
[patent_app_number] => 12/757172
[patent_app_country] => US
[patent_app_date] => 2010-04-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 7
[patent_no_of_words] => 3613
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 123
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12757172
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/757172 | Structure for flash memory cells | Apr 8, 2010 | Issued |
Array
(
[id] => 6231135
[patent_doc_number] => 20100264394
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-10-21
[patent_title] => 'SEMICONDUCTOR MEMORY AND METHOD OF MANUFACTURING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 12/757530
[patent_app_country] => US
[patent_app_date] => 2010-04-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 26
[patent_figures_cnt] => 26
[patent_no_of_words] => 15130
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0264/20100264394.pdf
[firstpage_image] =>[orig_patent_app_number] => 12757530
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/757530 | Semiconductor memory and method of manufacturing the same | Apr 8, 2010 | Issued |
Array
(
[id] => 6483986
[patent_doc_number] => 20100258842
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-10-14
[patent_title] => 'ENHANCEMENT MODE GALLIUM NITRIDE TRANSISTOR WITH IMPROVED GATE CHARACTERISTICS'
[patent_app_type] => utility
[patent_app_number] => 12/756940
[patent_app_country] => US
[patent_app_date] => 2010-04-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 1422
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0258/20100258842.pdf
[firstpage_image] =>[orig_patent_app_number] => 12756940
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/756940 | Enhancement mode gallium nitride transistor with improved gate characteristics | Apr 7, 2010 | Issued |
Array
(
[id] => 6484316
[patent_doc_number] => 20100258873
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-10-14
[patent_title] => 'SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 12/756399
[patent_app_country] => US
[patent_app_date] => 2010-04-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 6376
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0258/20100258873.pdf
[firstpage_image] =>[orig_patent_app_number] => 12756399
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/756399 | SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING THE SAME | Apr 7, 2010 | Abandoned |
Array
(
[id] => 8785116
[patent_doc_number] => 08431960
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-04-30
[patent_title] => 'Dopant diffusion modulation in GaN buffer layers'
[patent_app_type] => utility
[patent_app_number] => 12/756063
[patent_app_country] => US
[patent_app_date] => 2010-04-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2598
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 94
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12756063
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/756063 | Dopant diffusion modulation in GaN buffer layers | Apr 6, 2010 | Issued |
Array
(
[id] => 6375830
[patent_doc_number] => 20100301442
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-12-02
[patent_title] => 'OPTICAL SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 12/755147
[patent_app_country] => US
[patent_app_date] => 2010-04-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 8971
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0301/20100301442.pdf
[firstpage_image] =>[orig_patent_app_number] => 12755147
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/755147 | OPTICAL SEMICONDUCTOR DEVICE | Apr 5, 2010 | Abandoned |
Array
(
[id] => 6534793
[patent_doc_number] => 20100270685
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-10-28
[patent_title] => 'DIE BONDING UTILIZING A PATTERNED ADHESION LAYER'
[patent_app_type] => utility
[patent_app_number] => 12/754396
[patent_app_country] => US
[patent_app_date] => 2010-04-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 5361
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0270/20100270685.pdf
[firstpage_image] =>[orig_patent_app_number] => 12754396
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/754396 | Die bonding utilizing a patterned adhesion layer | Apr 4, 2010 | Issued |
Array
(
[id] => 7480698
[patent_doc_number] => 20110233628
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-09-29
[patent_title] => 'FIELD EFFECT TRANSISTOR SWITCH FOR RF SIGNALS AND METHOD OF MAKING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 12/748717
[patent_app_country] => US
[patent_app_date] => 2010-03-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 5056
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0233/20110233628.pdf
[firstpage_image] =>[orig_patent_app_number] => 12748717
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/748717 | Field effect transistor switch for RF signals and method of making the same | Mar 28, 2010 | Issued |
Array
(
[id] => 7480798
[patent_doc_number] => 20110233674
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-09-29
[patent_title] => 'Design Structure For Dense Layout of Semiconductor Devices'
[patent_app_type] => utility
[patent_app_number] => 12/748761
[patent_app_country] => US
[patent_app_date] => 2010-03-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 9748
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0233/20110233674.pdf
[firstpage_image] =>[orig_patent_app_number] => 12748761
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/748761 | Design Structure For Dense Layout of Semiconductor Devices | Mar 28, 2010 | Abandoned |
Array
(
[id] => 10858155
[patent_doc_number] => 08884359
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-11-11
[patent_title] => 'Field-effect transistor with self-limited current'
[patent_app_type] => utility
[patent_app_number] => 12/748178
[patent_app_country] => US
[patent_app_date] => 2010-03-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 15
[patent_no_of_words] => 7288
[patent_no_of_claims] => 39
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 159
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12748178
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/748178 | Field-effect transistor with self-limited current | Mar 25, 2010 | Issued |
Array
(
[id] => 8555690
[patent_doc_number] => 08330164
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-12-11
[patent_title] => 'Thin film transistor array panel'
[patent_app_type] => utility
[patent_app_number] => 12/732779
[patent_app_country] => US
[patent_app_date] => 2010-03-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 15
[patent_no_of_words] => 5973
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 154
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12732779
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/732779 | Thin film transistor array panel | Mar 25, 2010 | Issued |