Shaka Shakar White

Array ( [id] => 7662838 [patent_doc_number] => 20110312107 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-12-22 [patent_title] => 'METHOD AND DEVICE FOR MEASURING TEMPERATURE DURING DEPOSITION OF SEMICONDUCTOR' [patent_app_type] => utility [patent_app_number] => 13/146307 [patent_app_country] => US [patent_app_date] => 2008-12-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 5868 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0312/20110312107.pdf [firstpage_image] =>[orig_patent_app_number] => 13146307 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5502319 [patent_doc_number] => 20090163007 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-06-25 [patent_title] => 'METHOD FOR MANUFACTURING SEMICONDUCTOR DEVICE' [patent_app_type] => utility [patent_app_number] => 12/338653 [patent_app_country] => US [patent_app_date] => 2008-12-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 2724 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0163/20090163007.pdf [firstpage_image] =>[orig_patent_app_number] => 12338653 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5499262 [patent_doc_number] => 20090159950 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-06-25 [patent_title] => 'Semiconductor Device and manufacturing Method of Semiconductor Device' [patent_app_type] => utility [patent_app_number] => 12/338113 [patent_app_country] => US [patent_app_date] => 2008-12-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 56 [patent_figures_cnt] => 56 [patent_no_of_words] => 42410 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0159/20090159950.pdf [firstpage_image] =>[orig_patent_app_number] => 12338113 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4451170 [patent_doc_number] => 07964493 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-06-21 [patent_title] => 'Method of manufacturing semiconductor device' [patent_app_type] => utility [patent_app_number] => 12/336854 [patent_app_country] => US [patent_app_date] => 2008-12-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 45 [patent_figures_cnt] => 50 [patent_no_of_words] => 15625 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 212 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/964/07964493.pdf [firstpage_image] =>[orig_patent_app_number] => 12336854 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 102103 [patent_doc_number] => 07727893 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-06-01 [patent_title] => 'Method of forming a dielectric layer pattern and method of manufacturing a non-volatile memory device using the same' [patent_app_type] => utility [patent_app_number] => 12/336863 [patent_app_country] => US [patent_app_date] => 2008-12-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 18 [patent_figures_cnt] => 24 [patent_no_of_words] => 7682 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 132 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/727/07727893.pdf [firstpage_image] =>[orig_patent_app_number] => 12336863 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4485735 [patent_doc_number] => 07883981 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-02-08 [patent_title] => 'Method for manufacturing flash memory device' [patent_app_type] => utility [patent_app_number] => 12/337613 [patent_app_country] => US [patent_app_date] => 2008-12-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 16 [patent_no_of_words] => 2355 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 125 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/883/07883981.pdf [firstpage_image] =>[orig_patent_app_number] => 12337613 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5371670 [patent_doc_number] => 20090309230 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-12-17 [patent_title] => 'AIR GAP FORMATION AND INTEGRATION USING A PATTERNING CAP' [patent_app_type] => utility [patent_app_number] => 12/336884 [patent_app_country] => US [patent_app_date] => 2008-12-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 6803 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0309/20090309230.pdf [firstpage_image] =>[orig_patent_app_number] => 12336884 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8294937 [patent_doc_number] => 08222728 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-07-17 [patent_title] => 'Active solid heatsink device and fabricating method thereof' [patent_app_type] => utility [patent_app_number] => 12/336320 [patent_app_country] => US [patent_app_date] => 2008-12-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 24 [patent_figures_cnt] => 36 [patent_no_of_words] => 5999 [patent_no_of_claims] => 29 [patent_no_of_ind_claims] => 11 [patent_words_short_claim] => 90 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12336320 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5502315 [patent_doc_number] => 20090163003 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-06-25 [patent_title] => 'MANUFACTURING METHOD OF SELF-SEPARATION LAYER' [patent_app_type] => utility [patent_app_number] => 12/336253 [patent_app_country] => US [patent_app_date] => 2008-12-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 2005 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0163/20090163003.pdf [firstpage_image] =>[orig_patent_app_number] => 12336253 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6400816 [patent_doc_number] => 20100148324 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-06-17 [patent_title] => 'Dual Insulating Layer Diode With Asymmetric Interface State And Method Of Fabrication' [patent_app_type] => utility [patent_app_number] => 12/336410 [patent_app_country] => US [patent_app_date] => 2008-12-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 9549 [patent_no_of_claims] => 34 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0148/20100148324.pdf [firstpage_image] =>[orig_patent_app_number] => 12336410 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 122692 [patent_doc_number] => 07704843 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-04-27 [patent_title] => 'Method of manufacturing a semiconductor device' [patent_app_type] => utility [patent_app_number] => 12/334883 [patent_app_country] => US [patent_app_date] => 2008-12-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 10 [patent_no_of_words] => 7385 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 145 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/704/07704843.pdf [firstpage_image] =>[orig_patent_app_number] => 12334883 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7775461 [patent_doc_number] => 08120086 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-02-21 [patent_title] => 'Low leakage capacitors including portions in inter-layer dielectrics' [patent_app_type] => utility [patent_app_number] => 12/331109 [patent_app_country] => US [patent_app_date] => 2008-12-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 12 [patent_no_of_words] => 3769 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 165 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/120/08120086.pdf [firstpage_image] =>[orig_patent_app_number] => 12331109 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5546073 [patent_doc_number] => 20090155950 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-06-18 [patent_title] => 'CMOS IMAGE SENSOR AND METHOD FOR FABRICATING THE SAME' [patent_app_type] => utility [patent_app_number] => 12/330597 [patent_app_country] => US [patent_app_date] => 2008-12-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 2177 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0155/20090155950.pdf [firstpage_image] =>[orig_patent_app_number] => 12330597 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8642532 [patent_doc_number] => 08367515 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2013-02-05 [patent_title] => 'Hybrid shallow trench isolation for high-k metal gate device improvement' [patent_app_type] => utility [patent_app_number] => 12/330347 [patent_app_country] => US [patent_app_date] => 2008-12-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 8 [patent_no_of_words] => 4313 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 162 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12330347 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6438405 [patent_doc_number] => 20100144084 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-06-10 [patent_title] => 'OPTICAL WAVEGUIDE STRUCTURES FOR AN IMAGE SENSOR' [patent_app_type] => utility [patent_app_number] => 12/328796 [patent_app_country] => US [patent_app_date] => 2008-12-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 4619 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0144/20100144084.pdf [firstpage_image] =>[orig_patent_app_number] => 12328796 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5542681 [patent_doc_number] => 20090152558 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-06-18 [patent_title] => 'Semiconductor device and method of manufacturing the same' [patent_app_type] => utility [patent_app_number] => 12/315634 [patent_app_country] => US [patent_app_date] => 2008-12-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 4494 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0152/20090152558.pdf [firstpage_image] =>[orig_patent_app_number] => 12315634 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5502287 [patent_doc_number] => 20090162975 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-06-25 [patent_title] => 'Method of forming a wafer level package' [patent_app_type] => utility [patent_app_number] => 12/315855 [patent_app_country] => US [patent_app_date] => 2008-12-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 4495 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0162/20090162975.pdf [firstpage_image] =>[orig_patent_app_number] => 12315855 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5572963 [patent_doc_number] => 20090140324 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-06-04 [patent_title] => 'METHOD OF MANUFACTURING FLASH MEMORY DEVICE' [patent_app_type] => utility [patent_app_number] => 12/325160 [patent_app_country] => US [patent_app_date] => 2008-11-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 1907 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0140/20090140324.pdf [firstpage_image] =>[orig_patent_app_number] => 12325160 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8910000 [patent_doc_number] => 08482065 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2013-07-09 [patent_title] => 'MOS transistor with a reduced on-resistance and area product' [patent_app_type] => utility [patent_app_number] => 12/313924 [patent_app_country] => US [patent_app_date] => 2008-11-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 6766 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 152 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12313924 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4639915 [patent_doc_number] => 08017942 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-09-13 [patent_title] => 'Semiconductor device and method' [patent_app_type] => utility [patent_app_number] => 12/277894 [patent_app_country] => US [patent_app_date] => 2008-11-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 20 [patent_no_of_words] => 6266 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 67 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/017/08017942.pdf [firstpage_image] =>[orig_patent_app_number] => 12277894 [rel_patent_id] =>[rel_patent_doc_number] =>)