
Shaka Shakar White
Examiner (ID: 4923)
| Most Active Art Unit | 2823 |
| Art Unit(s) | 2826, 2829, 2809, 2823 |
| Total Applications | 474 |
| Issued Applications | 353 |
| Pending Applications | 0 |
| Abandoned Applications | 121 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 4974738
[patent_doc_number] => 20070215968
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-09-20
[patent_title] => 'FRONT SIDE ELECTRICAL CONTACT FOR PHOTODETECTOR ARRAY AND METHOD OF MAKING SAME'
[patent_app_type] => utility
[patent_app_number] => 11/681543
[patent_app_country] => US
[patent_app_date] => 2007-03-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 3830
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0215/20070215968.pdf
[firstpage_image] =>[orig_patent_app_number] => 11681543
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/681543 | Front side electrical contact for photodetector array and method of making same | Mar 1, 2007 | Issued |
Array
(
[id] => 557903
[patent_doc_number] => 07470617
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-12-30
[patent_title] => 'Treating a liner layer to reduce surface oxides'
[patent_app_type] => utility
[patent_app_number] => 11/712674
[patent_app_country] => US
[patent_app_date] => 2007-03-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 2507
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 40
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/470/07470617.pdf
[firstpage_image] =>[orig_patent_app_number] => 11712674
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/712674 | Treating a liner layer to reduce surface oxides | Feb 28, 2007 | Issued |
Array
(
[id] => 5131167
[patent_doc_number] => 20070207564
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-09-06
[patent_title] => 'Method for manufacturing a semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 11/709774
[patent_app_country] => US
[patent_app_date] => 2007-02-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3610
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0207/20070207564.pdf
[firstpage_image] =>[orig_patent_app_number] => 11709774
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/709774 | Method for manufacturing a semiconductor device | Feb 22, 2007 | Abandoned |
Array
(
[id] => 5116744
[patent_doc_number] => 20070138458
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-06-21
[patent_title] => 'Damascene Phase Change RAM and Manufacturing Method'
[patent_app_type] => utility
[patent_app_number] => 11/677354
[patent_app_country] => US
[patent_app_date] => 2007-02-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 20
[patent_no_of_words] => 9875
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0138/20070138458.pdf
[firstpage_image] =>[orig_patent_app_number] => 11677354
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/677354 | Damascene phase change RAM and manufacturing method | Feb 20, 2007 | Issued |
Array
(
[id] => 4873250
[patent_doc_number] => 20080199984
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-08-21
[patent_title] => 'OLED PATTERNING METHOD'
[patent_app_type] => utility
[patent_app_number] => 11/676323
[patent_app_country] => US
[patent_app_date] => 2007-02-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 5875
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0199/20080199984.pdf
[firstpage_image] =>[orig_patent_app_number] => 11676323
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/676323 | OLED patterning method | Feb 18, 2007 | Issued |
Array
(
[id] => 4873262
[patent_doc_number] => 20080199996
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-08-21
[patent_title] => 'METHOD FOR FORMING A SPLIT GATE MEMORY DEVICE'
[patent_app_type] => utility
[patent_app_number] => 11/676403
[patent_app_country] => US
[patent_app_date] => 2007-02-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 17
[patent_no_of_words] => 6193
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0199/20080199996.pdf
[firstpage_image] =>[orig_patent_app_number] => 11676403
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/676403 | Method for forming a split gate memory device | Feb 18, 2007 | Issued |
Array
(
[id] => 103053
[patent_doc_number] => 07728368
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-06-01
[patent_title] => 'Semiconductor device and method of manufacturing the same'
[patent_app_type] => utility
[patent_app_number] => 11/706334
[patent_app_country] => US
[patent_app_date] => 2007-02-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 6
[patent_no_of_words] => 2935
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 95
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/728/07728368.pdf
[firstpage_image] =>[orig_patent_app_number] => 11706334
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/706334 | Semiconductor device and method of manufacturing the same | Feb 14, 2007 | Issued |
Array
(
[id] => 4483920
[patent_doc_number] => 07902078
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-03-08
[patent_title] => 'Processing method and plasma etching method'
[patent_app_type] => utility
[patent_app_number] => 11/674764
[patent_app_country] => US
[patent_app_date] => 2007-02-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 19
[patent_no_of_words] => 9237
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 178
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/902/07902078.pdf
[firstpage_image] =>[orig_patent_app_number] => 11674764
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/674764 | Processing method and plasma etching method | Feb 13, 2007 | Issued |
Array
(
[id] => 4810686
[patent_doc_number] => 20080191317
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-08-14
[patent_title] => 'SELF-ALIGNED EPITAXIAL GROWTH OF SEMICONDUCTOR NANOWIRES'
[patent_app_type] => utility
[patent_app_number] => 11/674453
[patent_app_country] => US
[patent_app_date] => 2007-02-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 4147
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0191/20080191317.pdf
[firstpage_image] =>[orig_patent_app_number] => 11674453
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/674453 | SELF-ALIGNED EPITAXIAL GROWTH OF SEMICONDUCTOR NANOWIRES | Feb 12, 2007 | Abandoned |
Array
(
[id] => 4810720
[patent_doc_number] => 20080191351
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-08-14
[patent_title] => 'Molybdenum-doped indium oxide structures and methods'
[patent_app_type] => utility
[patent_app_number] => 11/706944
[patent_app_country] => US
[patent_app_date] => 2007-02-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 4086
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0191/20080191351.pdf
[firstpage_image] =>[orig_patent_app_number] => 11706944
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/706944 | Molybdenum-doped indium oxide structures and methods | Feb 12, 2007 | Issued |
Array
(
[id] => 5077005
[patent_doc_number] => 20070120229
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-05-31
[patent_title] => 'Wet etched insulator and electronic circuit component'
[patent_app_type] => utility
[patent_app_number] => 11/657448
[patent_app_country] => US
[patent_app_date] => 2007-01-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 41063
[patent_no_of_claims] => 57
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0120/20070120229.pdf
[firstpage_image] =>[orig_patent_app_number] => 11657448
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/657448 | Wet etched insulator and electronic circuit component | Jan 24, 2007 | Abandoned |
Array
(
[id] => 349164
[patent_doc_number] => 07495282
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-02-24
[patent_title] => 'NAND memory with virtual channel'
[patent_app_type] => utility
[patent_app_number] => 11/626778
[patent_app_country] => US
[patent_app_date] => 2007-01-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 9
[patent_no_of_words] => 4028
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 70
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/495/07495282.pdf
[firstpage_image] =>[orig_patent_app_number] => 11626778
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/626778 | NAND memory with virtual channel | Jan 23, 2007 | Issued |
Array
(
[id] => 5177554
[patent_doc_number] => 20070178614
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-08-02
[patent_title] => 'Semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 11/657163
[patent_app_country] => US
[patent_app_date] => 2007-01-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 7945
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0178/20070178614.pdf
[firstpage_image] =>[orig_patent_app_number] => 11657163
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/657163 | Semiconductor device | Jan 23, 2007 | Issued |
Array
(
[id] => 348755
[patent_doc_number] => 07494870
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-02-24
[patent_title] => 'Methods of forming NAND memory with virtual channel'
[patent_app_type] => utility
[patent_app_number] => 11/626784
[patent_app_country] => US
[patent_app_date] => 2007-01-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 9
[patent_no_of_words] => 4025
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 63
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/494/07494870.pdf
[firstpage_image] =>[orig_patent_app_number] => 11626784
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/626784 | Methods of forming NAND memory with virtual channel | Jan 23, 2007 | Issued |
Array
(
[id] => 4765190
[patent_doc_number] => 20080176401
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-07-24
[patent_title] => 'METHOD FOR FORMING CONTACT HOLE'
[patent_app_type] => utility
[patent_app_number] => 11/626004
[patent_app_country] => US
[patent_app_date] => 2007-01-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 2072
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0176/20080176401.pdf
[firstpage_image] =>[orig_patent_app_number] => 11626004
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/626004 | METHOD FOR FORMING CONTACT HOLE | Jan 22, 2007 | Abandoned |
Array
(
[id] => 4762806
[patent_doc_number] => 20080174015
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-07-24
[patent_title] => 'REMOVAL OF ETCHING PROCESS RESIDUAL IN SEMICONDUCTOR FABRICATION'
[patent_app_type] => utility
[patent_app_number] => 11/626054
[patent_app_country] => US
[patent_app_date] => 2007-01-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 2337
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0174/20080174015.pdf
[firstpage_image] =>[orig_patent_app_number] => 11626054
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/626054 | REMOVAL OF ETCHING PROCESS RESIDUAL IN SEMICONDUCTOR FABRICATION | Jan 22, 2007 | Abandoned |
Array
(
[id] => 5157444
[patent_doc_number] => 20070170488
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-07-26
[patent_title] => 'Capacitor of semiconductor device and method for fabricating the same'
[patent_app_type] => utility
[patent_app_number] => 11/655944
[patent_app_country] => US
[patent_app_date] => 2007-01-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 4154
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0170/20070170488.pdf
[firstpage_image] =>[orig_patent_app_number] => 11655944
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/655944 | Capacitor of semiconductor device and method for fabricating the same | Jan 21, 2007 | Abandoned |
Array
(
[id] => 292257
[patent_doc_number] => 07544547
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-06-09
[patent_title] => 'Method for producing a support for the growth of localised elongated nanostructures'
[patent_app_type] => utility
[patent_app_number] => 11/625043
[patent_app_country] => US
[patent_app_date] => 2007-01-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 14
[patent_no_of_words] => 4098
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 26
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/544/07544547.pdf
[firstpage_image] =>[orig_patent_app_number] => 11625043
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/625043 | Method for producing a support for the growth of localised elongated nanostructures | Jan 18, 2007 | Issued |
Array
(
[id] => 4965363
[patent_doc_number] => 20080108183
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-05-08
[patent_title] => 'METHOD FOR MANUFACTURING DYNAMIC RANDOM ACCESS MEMORY'
[patent_app_type] => utility
[patent_app_number] => 11/624993
[patent_app_country] => US
[patent_app_date] => 2007-01-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 7059
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0108/20080108183.pdf
[firstpage_image] =>[orig_patent_app_number] => 11624993
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/624993 | Method for manufacturing dynamic random access memory | Jan 18, 2007 | Issued |
Array
(
[id] => 5225159
[patent_doc_number] => 20070254425
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-11-01
[patent_title] => 'Methods of fabricating a semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 11/654543
[patent_app_country] => US
[patent_app_date] => 2007-01-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 5134
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0254/20070254425.pdf
[firstpage_image] =>[orig_patent_app_number] => 11654543
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/654543 | Methods of fabricating a semiconductor device | Jan 17, 2007 | Abandoned |