Shaka Shakar White

Array ( [id] => 256277 [patent_doc_number] => 07575950 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-08-18 [patent_title] => 'Semiconductor device and a method of manufacturing the same' [patent_app_type] => utility [patent_app_number] => 11/339674 [patent_app_country] => US [patent_app_date] => 2006-01-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 25 [patent_figures_cnt] => 34 [patent_no_of_words] => 15283 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 178 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/575/07575950.pdf [firstpage_image] =>[orig_patent_app_number] => 11339674 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 211433 [patent_doc_number] => 07622339 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-11-24 [patent_title] => 'EPI T-gate structure for CoSi2 extendibility' [patent_app_type] => utility [patent_app_number] => 11/340049 [patent_app_country] => US [patent_app_date] => 2006-01-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 9 [patent_no_of_words] => 4867 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 179 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/622/07622339.pdf [firstpage_image] =>[orig_patent_app_number] => 11340049 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 579083 [patent_doc_number] => 07452777 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-11-18 [patent_title] => 'Self-aligned trench MOSFET structure and method of manufacture' [patent_app_type] => utility [patent_app_number] => 11/339998 [patent_app_country] => US [patent_app_date] => 2006-01-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 12 [patent_no_of_words] => 3464 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 282 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/452/07452777.pdf [firstpage_image] =>[orig_patent_app_number] => 11339998 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5874536 [patent_doc_number] => 20060166440 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-07-27 [patent_title] => 'Semiconductor nonvolatile memory device, and manufacturing method thereof' [patent_app_type] => utility [patent_app_number] => 11/335504 [patent_app_country] => US [patent_app_date] => 2006-01-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 4114 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0166/20060166440.pdf [firstpage_image] =>[orig_patent_app_number] => 11335504 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5188582 [patent_doc_number] => 20070166890 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-07-19 [patent_title] => 'PFETS and methods of manufacturing the same' [patent_app_type] => utility [patent_app_number] => 11/335763 [patent_app_country] => US [patent_app_date] => 2006-01-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 18 [patent_figures_cnt] => 18 [patent_no_of_words] => 7062 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0166/20070166890.pdf [firstpage_image] =>[orig_patent_app_number] => 11335763 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4417 [patent_doc_number] => 07811891 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-10-12 [patent_title] => 'Method to control the gate sidewall profile by graded material composition' [patent_app_type] => utility [patent_app_number] => 11/331958 [patent_app_country] => US [patent_app_date] => 2006-01-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 9 [patent_no_of_words] => 5754 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 127 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/811/07811891.pdf [firstpage_image] =>[orig_patent_app_number] => 11331958 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5642852 [patent_doc_number] => 20060281307 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-12-14 [patent_title] => 'Post-attachment chip-to-chip connection' [patent_app_type] => utility [patent_app_number] => 11/329873 [patent_app_country] => US [patent_app_date] => 2006-01-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 123 [patent_figures_cnt] => 123 [patent_no_of_words] => 47710 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0281/20060281307.pdf [firstpage_image] =>[orig_patent_app_number] => 11329873 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 314794 [patent_doc_number] => 07524764 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-04-28 [patent_title] => 'Method of forming film pattern, device, method of manufacturing the same, electro-optical apparatus, and electronic apparatus' [patent_app_type] => utility [patent_app_number] => 11/326914 [patent_app_country] => US [patent_app_date] => 2006-01-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 40 [patent_no_of_words] => 10253 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 95 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/524/07524764.pdf [firstpage_image] =>[orig_patent_app_number] => 11326914 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4715071 [patent_doc_number] => 20080237593 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-10-02 [patent_title] => 'Semiconductor Device, Method of Fabricating the Same, and Apparatus for Fabricating the Same' [patent_app_type] => utility [patent_app_number] => 11/794874 [patent_app_country] => US [patent_app_date] => 2006-01-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 7076 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0237/20080237593.pdf [firstpage_image] =>[orig_patent_app_number] => 11794874 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4988774 [patent_doc_number] => 20070155113 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-07-05 [patent_title] => 'Thin-film capacitor with a field modification layer and methods for forming the same' [patent_app_type] => utility [patent_app_number] => 11/326524 [patent_app_country] => US [patent_app_date] => 2006-01-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 1663 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0155/20070155113.pdf [firstpage_image] =>[orig_patent_app_number] => 11326524 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5631653 [patent_doc_number] => 20060148123 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-07-06 [patent_title] => 'Method for fabricating CMOS image sensor' [patent_app_type] => utility [patent_app_number] => 11/320904 [patent_app_country] => US [patent_app_date] => 2005-12-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 2906 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0148/20060148123.pdf [firstpage_image] =>[orig_patent_app_number] => 11320904 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5076976 [patent_doc_number] => 20070120200 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-05-31 [patent_title] => 'MOS transistor having double gate and manufacturing method thereof' [patent_app_type] => utility [patent_app_number] => 11/320824 [patent_app_country] => US [patent_app_date] => 2005-12-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 5398 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0120/20070120200.pdf [firstpage_image] =>[orig_patent_app_number] => 11320824 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 318593 [patent_doc_number] => 07521302 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-04-21 [patent_title] => 'Semiconductor device and method of manufacturing the same' [patent_app_type] => utility [patent_app_number] => 11/320863 [patent_app_country] => US [patent_app_date] => 2005-12-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 7 [patent_no_of_words] => 1760 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 139 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/521/07521302.pdf [firstpage_image] =>[orig_patent_app_number] => 11320863 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 185018 [patent_doc_number] => 07648909 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-01-19 [patent_title] => 'Method for fabricating semiconductor device with metal line' [patent_app_type] => utility [patent_app_number] => 11/321533 [patent_app_country] => US [patent_app_date] => 2005-12-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 12 [patent_no_of_words] => 5461 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 196 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/648/07648909.pdf [firstpage_image] =>[orig_patent_app_number] => 11321533 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5631714 [patent_doc_number] => 20060148184 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-07-06 [patent_title] => 'Method for forming LDMOS channel' [patent_app_type] => utility [patent_app_number] => 11/320774 [patent_app_country] => US [patent_app_date] => 2005-12-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 1707 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0148/20060148184.pdf [firstpage_image] =>[orig_patent_app_number] => 11320774 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 277933 [patent_doc_number] => 07557007 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-07-07 [patent_title] => 'Method for manufacturing semiconductor device' [patent_app_type] => utility [patent_app_number] => 11/321453 [patent_app_country] => US [patent_app_date] => 2005-12-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 21 [patent_no_of_words] => 4673 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 148 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/557/07557007.pdf [firstpage_image] =>[orig_patent_app_number] => 11321453 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5141978 [patent_doc_number] => 20070004194 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-01-04 [patent_title] => 'Method for fabricating semiconductor device with deep opening' [patent_app_type] => utility [patent_app_number] => 11/321593 [patent_app_country] => US [patent_app_date] => 2005-12-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 3646 [patent_no_of_claims] => 44 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0004/20070004194.pdf [firstpage_image] =>[orig_patent_app_number] => 11321593 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5136128 [patent_doc_number] => 20070077757 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-04-05 [patent_title] => 'Method of forming metal wiring in semiconductor device' [patent_app_type] => utility [patent_app_number] => 11/320773 [patent_app_country] => US [patent_app_date] => 2005-12-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 17 [patent_no_of_words] => 5223 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0077/20070077757.pdf [firstpage_image] =>[orig_patent_app_number] => 11320773 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5631675 [patent_doc_number] => 20060148145 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-07-06 [patent_title] => 'Method of manufacturing an RF MOS semiconductor device' [patent_app_type] => utility [patent_app_number] => 11/320334 [patent_app_country] => US [patent_app_date] => 2005-12-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 15 [patent_no_of_words] => 2474 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0148/20060148145.pdf [firstpage_image] =>[orig_patent_app_number] => 11320334 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4988815 [patent_doc_number] => 20070155154 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-07-05 [patent_title] => 'System and method for solder bumping using a disposable mask and a barrier layer' [patent_app_type] => utility [patent_app_number] => 11/321104 [patent_app_country] => US [patent_app_date] => 2005-12-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 3293 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0155/20070155154.pdf [firstpage_image] =>[orig_patent_app_number] => 11321104 [rel_patent_id] =>[rel_patent_doc_number] =>)