Shan Liu

Array ( [id] => 19818919 [patent_doc_number] => 20250077126 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-03-06 [patent_title] => NVMe COMMAND COMPLETION MANAGEMENT FOR HOST SYSTEM MEMORY [patent_app_type] => utility [patent_app_number] => 18/951446 [patent_app_country] => US [patent_app_date] => 2024-11-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 7646 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 165 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18951446 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19818919 [patent_doc_number] => 20250077126 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-03-06 [patent_title] => NVMe COMMAND COMPLETION MANAGEMENT FOR HOST SYSTEM MEMORY [patent_app_type] => utility [patent_app_number] => 18/951446 [patent_app_country] => US [patent_app_date] => 2024-11-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 7646 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 165 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18951446 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19864762 [patent_doc_number] => 20250103548 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-03-27 [patent_title] => SYSTEMS AND METHODS FOR IMPROVING CACHE EFFICIENCY AND UTILIZATION [patent_app_type] => utility [patent_app_number] => 18/948174 [patent_app_country] => US [patent_app_date] => 2024-11-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 46502 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -15 [patent_words_short_claim] => 2 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18948174 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19819235 [patent_doc_number] => 20250077442 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-03-06 [patent_title] => MEMORY CONTROL CIRCUIT AND CONTROL METHOD FOR CONTROLLING MEMORY DEVICE [patent_app_type] => utility [patent_app_number] => 18/939528 [patent_app_country] => US [patent_app_date] => 2024-11-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 3515 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -15 [patent_words_short_claim] => 93 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18939528 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19819235 [patent_doc_number] => 20250077442 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-03-06 [patent_title] => MEMORY CONTROL CIRCUIT AND CONTROL METHOD FOR CONTROLLING MEMORY DEVICE [patent_app_type] => utility [patent_app_number] => 18/939528 [patent_app_country] => US [patent_app_date] => 2024-11-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 3515 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -15 [patent_words_short_claim] => 93 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18939528 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19711346 [patent_doc_number] => 20250021488 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-01-16 [patent_title] => CACHING OF LOGICAL-TO-PHYSICAL MAPPING INFORMATION IN A MEMORY SUB-SYSTEM [patent_app_type] => utility [patent_app_number] => 18/899895 [patent_app_country] => US [patent_app_date] => 2024-09-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 10391 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 159 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18899895 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19711346 [patent_doc_number] => 20250021488 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-01-16 [patent_title] => CACHING OF LOGICAL-TO-PHYSICAL MAPPING INFORMATION IN A MEMORY SUB-SYSTEM [patent_app_type] => utility [patent_app_number] => 18/899895 [patent_app_country] => US [patent_app_date] => 2024-09-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 10391 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 159 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18899895 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19695024 [patent_doc_number] => 20250013569 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-01-09 [patent_title] => CACHE COHERENCE SHARED STATE SUPPRESSION [patent_app_type] => utility [patent_app_number] => 18/894324 [patent_app_country] => US [patent_app_date] => 2024-09-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 16123 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -18 [patent_words_short_claim] => 99 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18894324 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19695034 [patent_doc_number] => 20250013579 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-01-09 [patent_title] => STORING A LOGICAL-TO-PHYSICAL MAPPING IN NAND MEMORY [patent_app_type] => utility [patent_app_number] => 18/893262 [patent_app_country] => US [patent_app_date] => 2024-09-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 9982 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 180 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18893262 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19660633 [patent_doc_number] => 20240427698 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2024-12-26 [patent_title] => LOGICAL TO PHYSICAL (L2P) ADDRESS MAPPING WITH FAST L2P TABLE LOAD TIMES [patent_app_type] => utility [patent_app_number] => 18/829548 [patent_app_country] => US [patent_app_date] => 2024-09-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 18058 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 126 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18829548 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19660633 [patent_doc_number] => 20240427698 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2024-12-26 [patent_title] => LOGICAL TO PHYSICAL (L2P) ADDRESS MAPPING WITH FAST L2P TABLE LOAD TIMES [patent_app_type] => utility [patent_app_number] => 18/829548 [patent_app_country] => US [patent_app_date] => 2024-09-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 18058 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 126 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18829548 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19772091 [patent_doc_number] => 20250053517 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-02-13 [patent_title] => SYSTEM, METHOD, AND APPARATUS FOR PROVIDING AN ADAPTIVE MEMORY ARCHITECTURE FOR AN ARTIFICIAL INTELLIGENCE ENVIRONMENT [patent_app_type] => utility [patent_app_number] => 18/798443 [patent_app_country] => US [patent_app_date] => 2024-08-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 19510 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 129 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18798443 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19772091 [patent_doc_number] => 20250053517 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-02-13 [patent_title] => SYSTEM, METHOD, AND APPARATUS FOR PROVIDING AN ADAPTIVE MEMORY ARCHITECTURE FOR AN ARTIFICIAL INTELLIGENCE ENVIRONMENT [patent_app_type] => utility [patent_app_number] => 18/798443 [patent_app_country] => US [patent_app_date] => 2024-08-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 19510 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 129 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18798443 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19834327 [patent_doc_number] => 20250086113 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-03-13 [patent_title] => OPERATING METHOD OF STORAGE CONTROLLER, STORAGE DEVICE, AND OPERATING METHOD OF STORAGE DEVICE [patent_app_type] => utility [patent_app_number] => 18/794433 [patent_app_country] => US [patent_app_date] => 2024-08-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 15351 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 125 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18794433 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19787384 [patent_doc_number] => 20250061063 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-02-20 [patent_title] => SYSTEMS, METHODS, AND APPARATUS FOR A CACHE MANAGEMENT POLICY FOR MEMORY CACHES [patent_app_type] => utility [patent_app_number] => 18/793746 [patent_app_country] => US [patent_app_date] => 2024-08-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 9679 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 34 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18793746 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20000781 [patent_doc_number] => 20250139003 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-05-01 [patent_title] => STORAGE CONTROLLER, OPERATING METHOD OF THE STORAGE CONTROLLER, AND OPERATING METHOD OF STORAGE DEVICE [patent_app_type] => utility [patent_app_number] => 18/783598 [patent_app_country] => US [patent_app_date] => 2024-07-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 9297 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 129 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18783598 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20455758 [patent_doc_number] => 12518818 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2026-01-06 [patent_title] => Method of performing internal processing operation of memory device [patent_app_type] => utility [patent_app_number] => 18/782884 [patent_app_country] => US [patent_app_date] => 2024-07-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 8 [patent_no_of_words] => 4537 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 89 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18782884 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19617579 [patent_doc_number] => 20240403259 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2024-12-05 [patent_title] => COMPRESSION TECHNIQUES [patent_app_type] => utility [patent_app_number] => 18/779461 [patent_app_country] => US [patent_app_date] => 2024-07-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 42562 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 50 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18779461 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19711344 [patent_doc_number] => 20250021486 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-01-16 [patent_title] => METHOD, APPARATUS, DEVICE, AND MEDIUM FOR CACHING A PROGRAM OBJECT [patent_app_type] => utility [patent_app_number] => 18/770314 [patent_app_country] => US [patent_app_date] => 2024-07-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 5232 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 73 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18770314 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20214966 [patent_doc_number] => 12411618 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2025-09-09 [patent_title] => Adaptive temperature protection for a memory controller [patent_app_type] => utility [patent_app_number] => 18/768928 [patent_app_country] => US [patent_app_date] => 2024-07-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 8964 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 146 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18768928 [rel_patent_id] =>[rel_patent_doc_number] =>)