Shane M Thomas

Array ( [id] => 6962798 [patent_doc_number] => 20010013083 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2001-08-09 [patent_title] => 'Information processing apparatus and method and program storage medium' [patent_app_type] => new [patent_app_number] => 09/732500 [patent_app_country] => US [patent_app_date] => 2000-12-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 19 [patent_figures_cnt] => 19 [patent_no_of_words] => 10863 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 82 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0013/20010013083.pdf [firstpage_image] =>[orig_patent_app_number] => 09732500 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 995861 [patent_doc_number] => 06918006 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2005-07-12 [patent_title] => 'System and method to coordinate data storage device management operations in a data storage subsystem' [patent_app_type] => utility [patent_app_number] => 09/703822 [patent_app_country] => US [patent_app_date] => 2000-10-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 3354 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 225 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/918/06918006.pdf [firstpage_image] =>[orig_patent_app_number] => 09703822 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1033708 [patent_doc_number] => 06880050 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2005-04-12 [patent_title] => 'Storage device, system and method which can use tag bits to synchronize queuing between two clock domains, and detect valid entries within the storage device' [patent_app_type] => utility [patent_app_number] => 09/702202 [patent_app_country] => US [patent_app_date] => 2000-10-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 3741 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 56 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/880/06880050.pdf [firstpage_image] =>[orig_patent_app_number] => 09702202 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7626842 [patent_doc_number] => 06807602 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-10-19 [patent_title] => 'System and method for mapping bus addresses to memory locations utilizing access keys and checksums' [patent_app_type] => B1 [patent_app_number] => 09/699877 [patent_app_country] => US [patent_app_date] => 2000-10-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 10771 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 5 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/807/06807602.pdf [firstpage_image] =>[orig_patent_app_number] => 09699877 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1106188 [patent_doc_number] => 06816941 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-11-09 [patent_title] => 'Method and system for efficiently importing/exporting removable storage volumes between virtual storage systems' [patent_app_type] => B1 [patent_app_number] => 09/694724 [patent_app_country] => US [patent_app_date] => 2000-10-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 5 [patent_no_of_words] => 4538 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 132 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/816/06816941.pdf [firstpage_image] =>[orig_patent_app_number] => 09694724 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1143482 [patent_doc_number] => 06785766 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-08-31 [patent_title] => 'Method and apparatus for servicing massive interrupts in random access memory (RAM)' [patent_app_type] => B1 [patent_app_number] => 09/663509 [patent_app_country] => US [patent_app_date] => 2000-09-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 30 [patent_figures_cnt] => 30 [patent_no_of_words] => 11262 [patent_no_of_claims] => 29 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 37 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/785/06785766.pdf [firstpage_image] =>[orig_patent_app_number] => 09663509 [rel_patent_id] =>[rel_patent_doc_number] =>)