
Shane M Thomas
Examiner (ID: 16271)
Most Active Art Unit | 3903 |
Art Unit(s) | 2186, 3903 |
Total Applications | 31761 |
Issued Applications | 205 |
Pending Applications | 30112 |
Abandoned Applications | 57 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 10638619
[patent_doc_number] => 09356132
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-05-31
[patent_title] => 'Integrating Schottky diode into power MOSFET'
[patent_app_type] => utility
[patent_app_number] => 14/318408
[patent_app_country] => US
[patent_app_date] => 2014-06-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 23
[patent_figures_cnt] => 37
[patent_no_of_words] => 5121
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 137
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14318408
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/318408 | Integrating Schottky diode into power MOSFET | Jun 26, 2014 | Issued |
Array
(
[id] => 10495525
[patent_doc_number] => 20150380547
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-12-31
[patent_title] => 'MEMORY CELL ARRAY AND CELL STRUCTURE THEREOF'
[patent_app_type] => utility
[patent_app_number] => 14/315383
[patent_app_country] => US
[patent_app_date] => 2014-06-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 6572
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14315383
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/315383 | Memory cell array and cell structure thereof | Jun 25, 2014 | Issued |
Array
(
[id] => 13019247
[patent_doc_number] => 10032743
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-07-24
[patent_title] => Method for producing a semiconductor module
[patent_app_type] => utility
[patent_app_number] => 14/296678
[patent_app_country] => US
[patent_app_date] => 2014-06-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 67
[patent_no_of_words] => 8650
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 239
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14296678
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/296678 | Method for producing a semiconductor module | Jun 4, 2014 | Issued |
Array
(
[id] => 10495453
[patent_doc_number] => 20150380475
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-12-31
[patent_title] => 'BOTTOM-EMITTING SUBSTRATE, DISPLAY DEVICE AND MANUFACTURING METHOD OF SUBSTRATE'
[patent_app_type] => utility
[patent_app_number] => 14/417355
[patent_app_country] => US
[patent_app_date] => 2014-06-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 3194
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14417355
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/417355 | Bottom-emitting substrate, display device and manufacturing method of substrate | Jun 4, 2014 | Issued |
Array
(
[id] => 11787657
[patent_doc_number] => 09397121
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-07-19
[patent_title] => 'Array substrate and method for manufacturing the same, display device'
[patent_app_type] => utility
[patent_app_number] => 14/416433
[patent_app_country] => US
[patent_app_date] => 2014-05-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 6
[patent_no_of_words] => 5534
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 132
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14416433
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/416433 | Array substrate and method for manufacturing the same, display device | May 29, 2014 | Issued |
Array
(
[id] => 10138554
[patent_doc_number] => 09171876
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-10-27
[patent_title] => 'Self-aligned implants to reduce cross-talk of imaging sensors'
[patent_app_type] => utility
[patent_app_number] => 14/291384
[patent_app_country] => US
[patent_app_date] => 2014-05-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 17
[patent_no_of_words] => 4748
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 78
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14291384
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/291384 | Self-aligned implants to reduce cross-talk of imaging sensors | May 29, 2014 | Issued |
Array
(
[id] => 9728999
[patent_doc_number] => 20140264706
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-09-18
[patent_title] => 'SOLID STATE IMAGING DEVICE, METHOD OF MANUFACTURING THE SAME, AND IMAGING APPARATUS'
[patent_app_type] => utility
[patent_app_number] => 14/289213
[patent_app_country] => US
[patent_app_date] => 2014-05-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 11225
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14289213
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/289213 | Solid state imaging device, method of manufacturing the same, and imaging apparatus | May 27, 2014 | Issued |
Array
(
[id] => 10628523
[patent_doc_number] => 09346667
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-05-24
[patent_title] => 'Lead frame based MEMS sensor structure'
[patent_app_type] => utility
[patent_app_number] => 14/287230
[patent_app_country] => US
[patent_app_date] => 2014-05-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 8115
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 42
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14287230
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/287230 | Lead frame based MEMS sensor structure | May 26, 2014 | Issued |
Array
(
[id] => 10537847
[patent_doc_number] => 09263483
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-02-16
[patent_title] => 'Array panel and manufacturing method for the same'
[patent_app_type] => utility
[patent_app_number] => 14/379734
[patent_app_country] => US
[patent_app_date] => 2014-05-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 5
[patent_no_of_words] => 4590
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 180
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14379734
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/379734 | Array panel and manufacturing method for the same | May 8, 2014 | Issued |
Array
(
[id] => 10557153
[patent_doc_number] => 09281358
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-03-08
[patent_title] => 'Semiconductor device and method for manufacturing semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 14/270697
[patent_app_country] => US
[patent_app_date] => 2014-05-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 55
[patent_no_of_words] => 28559
[patent_no_of_claims] => 29
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 84
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14270697
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/270697 | Semiconductor device and method for manufacturing semiconductor device | May 5, 2014 | Issued |
Array
(
[id] => 10433333
[patent_doc_number] => 20150318345
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-11-05
[patent_title] => 'SEMICONDUCTOR DEVICE CONFIGURED FOR AVOIDING ELECTRICAL SHORTING'
[patent_app_type] => utility
[patent_app_number] => 14/269566
[patent_app_country] => US
[patent_app_date] => 2014-05-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 4764
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14269566
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/269566 | Semiconductor device configured for avoiding electrical shorting | May 4, 2014 | Issued |
Array
(
[id] => 11551653
[patent_doc_number] => 09620511
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-04-11
[patent_title] => 'Vertical semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 14/267909
[patent_app_country] => US
[patent_app_date] => 2014-05-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 24
[patent_figures_cnt] => 24
[patent_no_of_words] => 13179
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 148
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14267909
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/267909 | Vertical semiconductor device | May 1, 2014 | Issued |
Array
(
[id] => 10923934
[patent_doc_number] => 20140326955
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-11-06
[patent_title] => 'PLANAR TRANSISTORS WITH NANOWIRES COINTEGRATED ON A SOI UTBOX SUBSTRATE'
[patent_app_type] => utility
[patent_app_number] => 14/266999
[patent_app_country] => US
[patent_app_date] => 2014-05-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 5790
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14266999
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/266999 | Nanowire and planar transistors co-integrated on utbox SOI substrate | Apr 30, 2014 | Issued |
Array
(
[id] => 10924027
[patent_doc_number] => 20140327048
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-11-06
[patent_title] => 'Compact Electrostatic Discharge (ESD) Protection Structure'
[patent_app_type] => utility
[patent_app_number] => 14/267185
[patent_app_country] => US
[patent_app_date] => 2014-05-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 3110
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14267185
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/267185 | Compact electrostatic discharge (ESD) protection structure | Apr 30, 2014 | Issued |
Array
(
[id] => 10270290
[patent_doc_number] => 20150155287
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-06-04
[patent_title] => 'MEMORY DEVICES INCLUDING TWO-DIMENSIONAL MATERIAL, METHODS OF MANUFACTURING THE SAME, AND METHODS OF OPERATING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 14/265965
[patent_app_country] => US
[patent_app_date] => 2014-04-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 12325
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14265965
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/265965 | Memory devices including two-dimensional material, methods of manufacturing the same, and methods of operating the same | Apr 29, 2014 | Issued |
Array
(
[id] => 10525640
[patent_doc_number] => 09252160
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-02-02
[patent_title] => 'Thin film transistor array panel and method of manufacturing the same'
[patent_app_type] => utility
[patent_app_number] => 14/265774
[patent_app_country] => US
[patent_app_date] => 2014-04-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 4948
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 127
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14265774
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/265774 | Thin film transistor array panel and method of manufacturing the same | Apr 29, 2014 | Issued |
Array
(
[id] => 9667938
[patent_doc_number] => 20140231801
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-08-21
[patent_title] => 'Semiconductor Memory Device And Manufacturing Method Thereof'
[patent_app_type] => utility
[patent_app_number] => 14/263269
[patent_app_country] => US
[patent_app_date] => 2014-04-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 29
[patent_figures_cnt] => 29
[patent_no_of_words] => 21460
[patent_no_of_claims] => 1
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14263269
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/263269 | Semiconductor memory device and manufacturing method thereof | Apr 27, 2014 | Issued |
Array
(
[id] => 9971613
[patent_doc_number] => 09018628
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-04-28
[patent_title] => 'Semiconductor device and method of manufacturing semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 14/257760
[patent_app_country] => US
[patent_app_date] => 2014-04-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 25
[patent_no_of_words] => 10717
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 158
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14257760
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/257760 | Semiconductor device and method of manufacturing semiconductor device | Apr 20, 2014 | Issued |
Array
(
[id] => 9639473
[patent_doc_number] => 20140217583
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-08-07
[patent_title] => 'SEMICONDUCTOR DEVICE INCLUDING A BUFFER LAYER STRUCTURE FOR REDUCING STRESS'
[patent_app_type] => utility
[patent_app_number] => 14/252047
[patent_app_country] => US
[patent_app_date] => 2014-04-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 2434
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14252047
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/252047 | Semiconductor device including a buffer layer structure for reducing stress | Apr 13, 2014 | Issued |
Array
(
[id] => 9631938
[patent_doc_number] => 20140210046
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-07-31
[patent_title] => 'SEMICONDUCTOR DEVICE HAVING HIGH FREQUENCY WIRING AND DUMMY METAL LAYER AT MULTILAYER WIRING STRUCTURE'
[patent_app_type] => utility
[patent_app_number] => 14/228987
[patent_app_country] => US
[patent_app_date] => 2014-03-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 3867
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14228987
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/228987 | Semiconductor device having high frequency wiring and dummy metal layer at multilayer wiring structure | Mar 27, 2014 | Issued |