Sharon Pregler

Array ( [id] => 7584167 [patent_doc_number] => 20110278677 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-11-17 [patent_title] => 'SRAM' [patent_app_type] => utility [patent_app_number] => 13/100745 [patent_app_country] => US [patent_app_date] => 2011-05-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 5670 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0278/20110278677.pdf [firstpage_image] =>[orig_patent_app_number] => 13100745 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9496373 [patent_doc_number] => 08735187 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2014-05-27 [patent_title] => 'Array substrate for reflective type or transflective type liquid crystal display device and method of fabricating the same' [patent_app_type] => utility [patent_app_number] => 13/100771 [patent_app_country] => US [patent_app_date] => 2011-05-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 12 [patent_no_of_words] => 6084 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 215 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13100771 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8664951 [patent_doc_number] => 08378413 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2013-02-19 [patent_title] => 'Semiconductor device and method for fabricating the same' [patent_app_type] => utility [patent_app_number] => 13/032080 [patent_app_country] => US [patent_app_date] => 2011-02-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 29 [patent_no_of_words] => 7340 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 334 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13032080 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8493252 [patent_doc_number] => 20120292660 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2012-11-22 [patent_title] => 'LED DEVICE, METHOD OF MANUFACTURING THE SAME, AND LIGHT-EMITTING APPARATUS' [patent_app_type] => utility [patent_app_number] => 13/521294 [patent_app_country] => US [patent_app_date] => 2011-01-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 20 [patent_figures_cnt] => 20 [patent_no_of_words] => 5816 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13521294 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6120533 [patent_doc_number] => 20110084247 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-04-14 [patent_title] => 'Self-Aligned Bipolar Junction Transistors' [patent_app_type] => utility [patent_app_number] => 12/969652 [patent_app_country] => US [patent_app_date] => 2010-12-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 3072 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0084/20110084247.pdf [firstpage_image] =>[orig_patent_app_number] => 12969652 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6015930 [patent_doc_number] => 20110223754 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-09-15 [patent_title] => 'Integration Scheme for Dual Work Function Metal Gates' [patent_app_type] => utility [patent_app_number] => 12/965528 [patent_app_country] => US [patent_app_date] => 2010-12-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 14 [patent_no_of_words] => 6722 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0223/20110223754.pdf [firstpage_image] =>[orig_patent_app_number] => 12965528 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6026470 [patent_doc_number] => 20110079629 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-04-07 [patent_title] => 'Method and apparatus for manufacturing stacked-type semiconductor device' [patent_app_type] => utility [patent_app_number] => 12/926774 [patent_app_country] => US [patent_app_date] => 2010-12-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 2389 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0079/20110079629.pdf [firstpage_image] =>[orig_patent_app_number] => 12926774 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9703754 [patent_doc_number] => 08828815 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2014-09-09 [patent_title] => 'Method for fabricating strained-silicon CMOS transistor' [patent_app_type] => utility [patent_app_number] => 12/959393 [patent_app_country] => US [patent_app_date] => 2010-12-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 14 [patent_no_of_words] => 3844 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 341 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12959393 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5972645 [patent_doc_number] => 20110068408 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-03-24 [patent_title] => 'STRAINED-SILICON CMOS TRANSISTOR' [patent_app_type] => utility [patent_app_number] => 12/959399 [patent_app_country] => US [patent_app_date] => 2010-12-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 14 [patent_no_of_words] => 3442 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0068/20110068408.pdf [firstpage_image] =>[orig_patent_app_number] => 12959399 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8555684 [patent_doc_number] => 08330158 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-12-11 [patent_title] => 'Generating an integrated circuit identifier' [patent_app_type] => utility [patent_app_number] => 12/949314 [patent_app_country] => US [patent_app_date] => 2010-11-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 8 [patent_no_of_words] => 3534 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 74 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12949314 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8406038 [patent_doc_number] => 20120238098 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2012-09-20 [patent_title] => 'METHOD FOR MANUFACTURING SEMICONDUCTOR DEVICE' [patent_app_type] => utility [patent_app_number] => 13/512372 [patent_app_country] => US [patent_app_date] => 2010-11-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 8546 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13512372 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5948398 [patent_doc_number] => 20110031558 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-02-10 [patent_title] => 'GATE STRUCTURE OF SEMICONDUCTOR DEVICE' [patent_app_type] => utility [patent_app_number] => 12/907036 [patent_app_country] => US [patent_app_date] => 2010-10-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 5058 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0031/20110031558.pdf [firstpage_image] =>[orig_patent_app_number] => 12907036 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5953317 [patent_doc_number] => 20110034019 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-02-10 [patent_title] => 'METHOD FOR FABRICATING SEMICONDUCTOR STRUCTURE' [patent_app_type] => utility [patent_app_number] => 12/907016 [patent_app_country] => US [patent_app_date] => 2010-10-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 5056 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0034/20110034019.pdf [firstpage_image] =>[orig_patent_app_number] => 12907016 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5989311 [patent_doc_number] => 20110012220 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-01-20 [patent_title] => 'Wafer-level image sensor module, method of manufacturing the same and camera module' [patent_app_type] => utility [patent_app_number] => 12/923454 [patent_app_country] => US [patent_app_date] => 2010-09-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 6008 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0012/20110012220.pdf [firstpage_image] =>[orig_patent_app_number] => 12923454 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6518294 [patent_doc_number] => 20100230736 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-09-16 [patent_title] => 'High Voltage Deep Trench Capacitor' [patent_app_type] => utility [patent_app_number] => 12/791996 [patent_app_country] => US [patent_app_date] => 2010-06-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 5284 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0230/20100230736.pdf [firstpage_image] =>[orig_patent_app_number] => 12791996 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6375141 [patent_doc_number] => 20100301338 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-12-02 [patent_title] => 'THIN FILM DEVICE, FLEXIBLE CIRCUIT BOARD INCLUDING THIN FILM DEVICE, AND METHOD FOR MANUFACTURING THIN FILM DEVICE' [patent_app_type] => utility [patent_app_number] => 12/783767 [patent_app_country] => US [patent_app_date] => 2010-05-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 7232 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0301/20100301338.pdf [firstpage_image] =>[orig_patent_app_number] => 12783767 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6375382 [patent_doc_number] => 20100301381 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-12-02 [patent_title] => 'NITRIDE SEMICONDUCTOR LIGHT EMITTING ELEMENT AND MANUFACTURING METHOD THEREOF' [patent_app_type] => utility [patent_app_number] => 12/784223 [patent_app_country] => US [patent_app_date] => 2010-05-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 15 [patent_no_of_words] => 7298 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0301/20100301381.pdf [firstpage_image] =>[orig_patent_app_number] => 12784223 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9869177 [patent_doc_number] => 08956948 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2015-02-17 [patent_title] => 'Shallow trench isolation extension' [patent_app_type] => utility [patent_app_number] => 12/783914 [patent_app_country] => US [patent_app_date] => 2010-05-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 10 [patent_no_of_words] => 2349 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 107 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12783914 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7564950 [patent_doc_number] => 20110285013 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-11-24 [patent_title] => 'Controlling Solder Bump Profiles by Increasing Heights of Solder Resists' [patent_app_type] => utility [patent_app_number] => 12/784335 [patent_app_country] => US [patent_app_date] => 2010-05-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 14 [patent_no_of_words] => 2858 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0285/20110285013.pdf [firstpage_image] =>[orig_patent_app_number] => 12784335 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6311163 [patent_doc_number] => 20100193863 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-08-05 [patent_title] => 'SEMICONDUCTOR DEVICE AND METHOD FOR FABRICATING THE SAME' [patent_app_type] => utility [patent_app_number] => 12/759858 [patent_app_country] => US [patent_app_date] => 2010-04-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 15 [patent_no_of_words] => 7306 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0193/20100193863.pdf [firstpage_image] =>[orig_patent_app_number] => 12759858 [rel_patent_id] =>[rel_patent_doc_number] =>)