
Shaun M. Campbell
Examiner (ID: 10442, Phone: (571)270-3830 , Office: P/2829 )
| Most Active Art Unit | 2829 |
| Art Unit(s) | 2829, 2893 |
| Total Applications | 1223 |
| Issued Applications | 844 |
| Pending Applications | 95 |
| Abandoned Applications | 293 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 19823264
[patent_doc_number] => 20250081471
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-03-06
[patent_title] => SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/543694
[patent_app_country] => US
[patent_app_date] => 2023-12-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6442
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -20
[patent_words_short_claim] => 55
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18543694
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/543694 | SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE | Dec 17, 2023 | Pending |
Array
(
[id] => 19255155
[patent_doc_number] => 20240206152
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-06-20
[patent_title] => HYBRID GATE DIELECTRIC ACCESS DEVICE FOR VERTICAL THREE-DIMENSIONAL MEMORY
[patent_app_type] => utility
[patent_app_number] => 18/542299
[patent_app_country] => US
[patent_app_date] => 2023-12-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10495
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 61
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18542299
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/542299 | HYBRID GATE DIELECTRIC ACCESS DEVICE FOR VERTICAL THREE-DIMENSIONAL MEMORY | Dec 14, 2023 | Pending |
Array
(
[id] => 19071410
[patent_doc_number] => 20240105836
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-03-28
[patent_title] => SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/537822
[patent_app_country] => US
[patent_app_date] => 2023-12-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10014
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -20
[patent_words_short_claim] => 240
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18537822
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/537822 | Semiconductor device | Dec 12, 2023 | Issued |
Array
(
[id] => 20734814
[patent_doc_number] => 12642082
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-05-26
[patent_title] => Cutting structure, semiconductor device comprising the same, and method for fabricating the same
[patent_app_type] => utility
[patent_app_number] => 18/536622
[patent_app_country] => US
[patent_app_date] => 2023-12-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 24
[patent_figures_cnt] => 24
[patent_no_of_words] => 4357
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 225
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18536622
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/536622 | Cutting structure, semiconductor device comprising the same, and method for fabricating the same | Dec 11, 2023 | Issued |
Array
(
[id] => 19252887
[patent_doc_number] => 20240203884
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-06-20
[patent_title] => SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/532144
[patent_app_country] => US
[patent_app_date] => 2023-12-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4596
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -8
[patent_words_short_claim] => 124
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18532144
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/532144 | SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING THE SAME | Dec 6, 2023 | Pending |
Array
(
[id] => 19589851
[patent_doc_number] => 20240387408
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-11-21
[patent_title] => SEMICONDUCTOR DEVICES, FABRICATION METHODS OF SEMICONDUCTOR DEVICES AND SEMICONDUCTOR APPARATUS
[patent_app_type] => utility
[patent_app_number] => 18/529960
[patent_app_country] => US
[patent_app_date] => 2023-12-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10913
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 40
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18529960
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/529960 | SEMICONDUCTOR DEVICES, FABRICATION METHODS OF SEMICONDUCTOR DEVICES AND SEMICONDUCTOR APPARATUS | Dec 4, 2023 | Pending |
Array
(
[id] => 19086450
[patent_doc_number] => 20240113251
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-04-04
[patent_title] => Device Including a Semiconductor Layer With Graded Composition
[patent_app_type] => utility
[patent_app_number] => 18/519778
[patent_app_country] => US
[patent_app_date] => 2023-11-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 15763
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 250
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18519778
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/519778 | Device including a semiconductor layer with graded composition | Nov 26, 2023 | Issued |
Array
(
[id] => 19628793
[patent_doc_number] => 12167669
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-12-10
[patent_title] => Display device and method of manufacturing the same
[patent_app_type] => utility
[patent_app_number] => 18/518622
[patent_app_country] => US
[patent_app_date] => 2023-11-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 15
[patent_no_of_words] => 7745
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 101
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18518622
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/518622 | Display device and method of manufacturing the same | Nov 23, 2023 | Issued |
Array
(
[id] => 19305913
[patent_doc_number] => 20240234493
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-07-11
[patent_title] => SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/516953
[patent_app_country] => US
[patent_app_date] => 2023-11-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8941
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 238
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18516953
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/516953 | SEMICONDUCTOR DEVICE | Nov 21, 2023 | Pending |
Array
(
[id] => 20030863
[patent_doc_number] => 20250169085
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-05-22
[patent_title] => SEMICONDUCTOR DEVICES INCLUDING CIRCUITS UNDER INDUCTOR (CUL)
[patent_app_type] => utility
[patent_app_number] => 18/513873
[patent_app_country] => US
[patent_app_date] => 2023-11-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 1117
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 45
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18513873
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/513873 | SEMICONDUCTOR DEVICES INCLUDING CIRCUITS UNDER INDUCTOR (CUL) | Nov 19, 2023 | Pending |
Array
(
[id] => 19533991
[patent_doc_number] => 20240357893
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-10-24
[patent_title] => DISPLAY PANEL AND DISPLAY TERMINAL
[patent_app_type] => utility
[patent_app_number] => 18/511210
[patent_app_country] => US
[patent_app_date] => 2023-11-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3967
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 76
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18511210
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/511210 | DISPLAY PANEL AND DISPLAY TERMINAL | Nov 15, 2023 | Pending |
Array
(
[id] => 19237578
[patent_doc_number] => 20240194773
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-06-13
[patent_title] => HIGH ELECTRON MOBILITY TRANSISTOR AND METHOD FOR FABRICATING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/495128
[patent_app_country] => US
[patent_app_date] => 2023-10-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5366
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -8
[patent_words_short_claim] => 141
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18495128
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/495128 | HIGH ELECTRON MOBILITY TRANSISTOR AND METHOD FOR FABRICATING THE SAME | Oct 25, 2023 | Pending |
Array
(
[id] => 19288174
[patent_doc_number] => 20240224657
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-07-04
[patent_title] => Display Device and Method for Manufacturing the Same
[patent_app_type] => utility
[patent_app_number] => 18/493569
[patent_app_country] => US
[patent_app_date] => 2023-10-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 15622
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 166
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18493569
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/493569 | Display Device and Method for Manufacturing the Same | Oct 23, 2023 | Pending |
Array
(
[id] => 19306084
[patent_doc_number] => 20240234664
[patent_country] => US
[patent_kind] => A9
[patent_issue_date] => 2024-07-11
[patent_title] => DISPLAY DEVICE AND MANUFACTURING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 18/488910
[patent_app_country] => US
[patent_app_date] => 2023-10-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 20078
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 112
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18488910
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/488910 | DISPLAY DEVICE AND MANUFACTURING METHOD THEREOF | Oct 16, 2023 | Pending |
Array
(
[id] => 19351523
[patent_doc_number] => 20240260487
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-08-01
[patent_title] => QUBIT CHIP DEVICE AND METHOD OF MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/488645
[patent_app_country] => US
[patent_app_date] => 2023-10-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5810
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 80
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18488645
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/488645 | QUBIT CHIP DEVICE AND METHOD OF MANUFACTURING THE SAME | Oct 16, 2023 | Pending |
Array
(
[id] => 19131006
[patent_doc_number] => 20240136359
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-04-25
[patent_title] => SYNAPTIC ARRAY STRUCTURE BASED ON CMOS INTEGRATION TECHNOLOGY AND METHOD OF FABRICATING THE SYNAPTIC ARRAY STRUCTURE
[patent_app_type] => utility
[patent_app_number] => 18/488916
[patent_app_country] => US
[patent_app_date] => 2023-10-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7358
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -11
[patent_words_short_claim] => 221
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18488916
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/488916 | SYNAPTIC ARRAY STRUCTURE BASED ON CMOS INTEGRATION TECHNOLOGY AND METHOD OF FABRICATING THE SYNAPTIC ARRAY STRUCTURE | Oct 16, 2023 | Pending |
Array
(
[id] => 19116475
[patent_doc_number] => 20240128225
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-04-18
[patent_title] => SEMICONDUCTOR PACKAGE AND METHOD OF MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/380222
[patent_app_country] => US
[patent_app_date] => 2023-10-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8706
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 157
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18380222
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/380222 | SEMICONDUCTOR PACKAGE AND METHOD OF MANUFACTURING THE SAME | Oct 15, 2023 | Pending |
Array
(
[id] => 19306084
[patent_doc_number] => 20240234664
[patent_country] => US
[patent_kind] => A9
[patent_issue_date] => 2024-07-11
[patent_title] => DISPLAY DEVICE AND MANUFACTURING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 18/488910
[patent_app_country] => US
[patent_app_date] => 2023-10-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 20078
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 112
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18488910
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/488910 | DISPLAY DEVICE AND MANUFACTURING METHOD THEREOF | Oct 15, 2023 | Pending |
Array
(
[id] => 19131006
[patent_doc_number] => 20240136359
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-04-25
[patent_title] => SYNAPTIC ARRAY STRUCTURE BASED ON CMOS INTEGRATION TECHNOLOGY AND METHOD OF FABRICATING THE SYNAPTIC ARRAY STRUCTURE
[patent_app_type] => utility
[patent_app_number] => 18/488916
[patent_app_country] => US
[patent_app_date] => 2023-10-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7358
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -11
[patent_words_short_claim] => 221
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18488916
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/488916 | SYNAPTIC ARRAY STRUCTURE BASED ON CMOS INTEGRATION TECHNOLOGY AND METHOD OF FABRICATING THE SYNAPTIC ARRAY STRUCTURE | Oct 15, 2023 | Pending |
Array
(
[id] => 19054987
[patent_doc_number] => 20240096956
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-03-21
[patent_title] => INTEGRATED CIRCUIT SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/370663
[patent_app_country] => US
[patent_app_date] => 2023-09-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 14601
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 300
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18370663
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/370663 | INTEGRATED CIRCUIT SEMICONDUCTOR DEVICE | Sep 19, 2023 | Pending |