
Shawn X. Gu
Examiner (ID: 19262, Phone: (571)272-0703 , Office: P/2138 )
| Most Active Art Unit | 2138 |
| Art Unit(s) | 2138, 2188, 2189 |
| Total Applications | 1301 |
| Issued Applications | 1186 |
| Pending Applications | 50 |
| Abandoned Applications | 84 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 20195533
[patent_doc_number] => 20250272243
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-08-28
[patent_title] => SWTICHING CONTROLLER, STORAGE DEVICE AND COMPUTING SYSTEM FOR IMPROVING DIFFERENCE OF ACCESS LATENCY BETWEEN MEMORIES
[patent_app_type] => utility
[patent_app_number] => 19/201953
[patent_app_country] => US
[patent_app_date] => 2025-05-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3245
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 78
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19201953
[rel_patent_id] =>[rel_patent_doc_number] =>) 19/201953 | SWTICHING CONTROLLER, STORAGE DEVICE AND COMPUTING SYSTEM FOR IMPROVING DIFFERENCE OF ACCESS LATENCY BETWEEN MEMORIES | May 7, 2025 | Pending |
Array
(
[id] => 20337842
[patent_doc_number] => 20250341962
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-11-06
[patent_title] => BLOCK SET GROUPING POLICY IN A ZONED NAMESPACE MEMORY SUB-SYSTEM
[patent_app_type] => utility
[patent_app_number] => 19/198771
[patent_app_country] => US
[patent_app_date] => 2025-05-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3718
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 70
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19198771
[rel_patent_id] =>[rel_patent_doc_number] =>) 19/198771 | BLOCK SET GROUPING POLICY IN A ZONED NAMESPACE MEMORY SUB-SYSTEM | May 4, 2025 | Pending |
Array
(
[id] => 20123102
[patent_doc_number] => 20250238133
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-07-24
[patent_title] => RUNTIME STORAGE CAPACITY REDUCTION AVOIDANCE IN SEQUENTIALLY-WRITTEN MEMORY DEVICES
[patent_app_type] => utility
[patent_app_number] => 19/173620
[patent_app_country] => US
[patent_app_date] => 2025-04-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3762
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 148
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19173620
[rel_patent_id] =>[rel_patent_doc_number] =>) 19/173620 | RUNTIME STORAGE CAPACITY REDUCTION AVOIDANCE IN SEQUENTIALLY-WRITTEN MEMORY DEVICES | Apr 7, 2025 | Pending |
Array
(
[id] => 20323008
[patent_doc_number] => 20250335096
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-10-30
[patent_title] => MEMORY SYSTEM BOOT SEQUENCE WITH REDUCED LATENCY
[patent_app_type] => utility
[patent_app_number] => 19/170636
[patent_app_country] => US
[patent_app_date] => 2025-04-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7485
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 118
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19170636
[rel_patent_id] =>[rel_patent_doc_number] =>) 19/170636 | MEMORY SYSTEM BOOT SEQUENCE WITH REDUCED LATENCY | Apr 3, 2025 | Pending |
Array
(
[id] => 20543485
[patent_doc_number] => 20260050376
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2026-02-19
[patent_title] => SYSTEMS AND METHODS FOR DATA COMMAND PROCESSING
[patent_app_type] => utility
[patent_app_number] => 19/069084
[patent_app_country] => US
[patent_app_date] => 2025-03-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3680
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 68
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19069084
[rel_patent_id] =>[rel_patent_doc_number] =>) 19/069084 | SYSTEMS AND METHODS FOR DATA COMMAND PROCESSING | Mar 2, 2025 | Pending |
Array
(
[id] => 20061493
[patent_doc_number] => 20250199715
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-06-19
[patent_title] => Data Access Method and System
[patent_app_type] => utility
[patent_app_number] => 19/066691
[patent_app_country] => US
[patent_app_date] => 2025-02-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8936
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 127
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19066691
[rel_patent_id] =>[rel_patent_doc_number] =>) 19/066691 | Data Access Method and System | Feb 27, 2025 | Pending |
Array
(
[id] => 20152036
[patent_doc_number] => 20250251874
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-08-07
[patent_title] => Coordinated Checkpoints-Based Replication For Storage Systems
[patent_app_type] => utility
[patent_app_number] => 19/053757
[patent_app_country] => US
[patent_app_date] => 2025-02-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 65368
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19053757
[rel_patent_id] =>[rel_patent_doc_number] =>) 19/053757 | Coordinated Checkpoints-Based Replication For Storage Systems | Feb 13, 2025 | Pending |
Array
(
[id] => 20659320
[patent_doc_number] => 20260111363
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2026-04-23
[patent_title] => HIERARCHICAL MULTI-LAYER ACTION STORE FOR AGENT-BASED TASK EXECUTION
[patent_app_type] => utility
[patent_app_number] => 19/043332
[patent_app_country] => US
[patent_app_date] => 2025-01-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 41359
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19043332
[rel_patent_id] =>[rel_patent_doc_number] =>) 19/043332 | HIERARCHICAL MULTI-LAYER ACTION STORE FOR AGENT-BASED TASK EXECUTION | Jan 30, 2025 | Pending |
Array
(
[id] => 20351371
[patent_doc_number] => 20250348223
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-11-13
[patent_title] => ADJUSTED PROGRAMMING ASSOCIATED WITH READ ERRORS
[patent_app_type] => utility
[patent_app_number] => 19/041987
[patent_app_country] => US
[patent_app_date] => 2025-01-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3420
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 71
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19041987
[rel_patent_id] =>[rel_patent_doc_number] =>) 19/041987 | ADJUSTED PROGRAMMING ASSOCIATED WITH READ ERRORS | Jan 29, 2025 | Pending |
| 18/998981 | SHORT STRIPE REPAIR IN MEMORY SYSTEMS | Jan 26, 2025 | Pending |
Array
(
[id] => 20017856
[patent_doc_number] => 20250156078
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-05-15
[patent_title] => ACCELERATOR MODULE AND COMPUTING SYSTEM INCLUDING THE SAME
[patent_app_type] => utility
[patent_app_number] => 19/024764
[patent_app_country] => US
[patent_app_date] => 2025-01-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10767
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19024764
[rel_patent_id] =>[rel_patent_doc_number] =>) 19/024764 | ACCELERATOR MODULE AND COMPUTING SYSTEM INCLUDING THE SAME | Jan 15, 2025 | Pending |
Array
(
[id] => 20018110
[patent_doc_number] => 20250156332
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-05-15
[patent_title] => COHERENT MEMORY ACCESS
[patent_app_type] => utility
[patent_app_number] => 19/022880
[patent_app_country] => US
[patent_app_date] => 2025-01-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 1148
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 115
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19022880
[rel_patent_id] =>[rel_patent_doc_number] =>) 19/022880 | COHERENT MEMORY ACCESS | Jan 14, 2025 | Pending |
Array
(
[id] => 20000523
[patent_doc_number] => 20250138745
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-05-01
[patent_title] => Preventing Applications From Overconsuming Shared Storage Resources
[patent_app_type] => utility
[patent_app_number] => 19/011279
[patent_app_country] => US
[patent_app_date] => 2025-01-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 33469
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19011279
[rel_patent_id] =>[rel_patent_doc_number] =>) 19/011279 | Preventing Applications From Overconsuming Shared Storage Resources | Jan 5, 2025 | Pending |
Array
(
[id] => 19985526
[patent_doc_number] => 20250123748
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-04-17
[patent_title] => DYNAMIC PROCESSING OF STORAGE COMMAND BASED ON INTERNAL OPERATIONS OF STORAGE SYSTEM
[patent_app_type] => utility
[patent_app_number] => 18/999421
[patent_app_country] => US
[patent_app_date] => 2024-12-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 816
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 85
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18999421
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/999421 | DYNAMIC PROCESSING OF STORAGE COMMAND BASED ON INTERNAL OPERATIONS OF STORAGE SYSTEM | Dec 22, 2024 | Pending |
Array
(
[id] => 20052122
[patent_doc_number] => 20250190344
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-06-12
[patent_title] => STORAGE DEVICE INCLUDING NONVOLATILE MEMORY DEVICE AND OPERATING METHOD OF STORAGE DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/999874
[patent_app_country] => US
[patent_app_date] => 2024-12-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 41202
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 227
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18999874
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/999874 | STORAGE DEVICE INCLUDING NONVOLATILE MEMORY DEVICE AND OPERATING METHOD OF STORAGE DEVICE | Dec 22, 2024 | Pending |
Array
(
[id] => 20513081
[patent_doc_number] => 20260037182
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2026-02-05
[patent_title] => WRITING OF MULTI-LEVEL CELL DATA TRAFFIC
[patent_app_type] => utility
[patent_app_number] => 18/988880
[patent_app_country] => US
[patent_app_date] => 2024-12-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3636
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 141
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18988880
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/988880 | WRITING OF MULTI-LEVEL CELL DATA TRAFFIC | Dec 18, 2024 | Pending |
Array
(
[id] => 20703103
[patent_doc_number] => 12625815
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-05-12
[patent_title] => Memory pipeline control in a hierarchical memory system
[patent_app_type] => utility
[patent_app_number] => 18/976474
[patent_app_country] => US
[patent_app_date] => 2024-12-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 5
[patent_no_of_words] => 0
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 114
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18976474
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/976474 | Memory pipeline control in a hierarchical memory system | Dec 10, 2024 | Issued |
Array
(
[id] => 19836675
[patent_doc_number] => 20250088461
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-03-13
[patent_title] => NETWORK DEVICE THAT UTILIZES TCAM CONFIGURED TO OUTPUT MULTIPLE MATCH INDICES
[patent_app_type] => utility
[patent_app_number] => 18/958064
[patent_app_country] => US
[patent_app_date] => 2024-11-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9173
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => 0
[patent_words_short_claim] => 235
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18958064
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/958064 | NETWORK DEVICE THAT UTILIZES TCAM CONFIGURED TO OUTPUT MULTIPLE MATCH INDICES | Nov 24, 2024 | Pending |
Array
(
[id] => 20026920
[patent_doc_number] => 20250165142
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-05-22
[patent_title] => Communication Network, Method and Device for operating with a Distributed Memory Space
[patent_app_type] => utility
[patent_app_number] => 18/947708
[patent_app_country] => US
[patent_app_date] => 2024-11-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2567
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18947708
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/947708 | Communication Network, Method and Device for operating with a Distributed Memory Space | Nov 13, 2024 | Pending |
Array
(
[id] => 20026954
[patent_doc_number] => 20250165176
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-05-22
[patent_title] => Testing Replica Data Using Modifiable Cloned Images
[patent_app_type] => utility
[patent_app_number] => 18/929044
[patent_app_country] => US
[patent_app_date] => 2024-10-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 44277
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18929044
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/929044 | Testing Replica Data Using Modifiable Cloned Images | Oct 27, 2024 | Pending |